Home
last modified time | relevance | path

Searched defs:Sdiv (Results 1 – 6 of 6) sorted by relevance

/external/v8/src/compiler/arm64/
Dcode-generator-arm64.cc728 __ Sdiv(i.OutputRegister(), i.InputRegister(0), i.InputRegister(1)); in AssembleArchInstruction() local
731 __ Sdiv(i.OutputRegister32(), i.InputRegister32(0), i.InputRegister32(1)); in AssembleArchInstruction() local
742 __ Sdiv(temp, i.InputRegister(0), i.InputRegister(1)); in AssembleArchInstruction() local
749 __ Sdiv(temp, i.InputRegister32(0), i.InputRegister32(1)); in AssembleArchInstruction() local
/external/v8/test/cctest/
Dtest-assembler-arm64.cc1449 __ Sdiv(w2, w16, w16); in TEST() local
1450 __ Sdiv(w3, w16, w17); in TEST() local
1451 __ Sdiv(w4, w17, w18); in TEST() local
1455 __ Sdiv(x7, x16, x16); in TEST() local
1456 __ Sdiv(x8, x16, x17); in TEST() local
1457 __ Sdiv(x9, x17, x18); in TEST() local
1460 __ Sdiv(w11, w19, w21); in TEST() local
1462 __ Sdiv(x13, x19, x21); in TEST() local
1464 __ Sdiv(x15, x20, x21); in TEST() local
1467 __ Sdiv(w23, w19, w17); in TEST() local
[all …]
/external/vixl/test/
Dtest-assembler-a64.cc1473 __ Sdiv(w2, w16, w16); in TEST() local
1474 __ Sdiv(w3, w16, w17); in TEST() local
1475 __ Sdiv(w4, w17, w18); in TEST() local
1479 __ Sdiv(x7, x16, x16); in TEST() local
1480 __ Sdiv(x8, x16, x17); in TEST() local
1481 __ Sdiv(x9, x17, x18); in TEST() local
1484 __ Sdiv(w11, w19, w21); in TEST() local
1486 __ Sdiv(x13, x19, x21); in TEST() local
1488 __ Sdiv(x15, x20, x21); in TEST() local
1491 __ Sdiv(w23, w19, w17); in TEST() local
[all …]
/external/v8/src/arm64/
Dmacro-assembler-arm64-inl.h1073 void MacroAssembler::Sdiv(const Register& rd, in Sdiv() function
/external/v8/src/crankshaft/arm64/
Dlithium-codegen-arm64.cc2618 __ Sdiv(result, dividend, divisor); in DoDivI() local
3703 __ Sdiv(result, dividend, divisor); in DoFlooringDivI() local
4017 __ Sdiv(result, dividend, divisor); in DoModI() local
/external/vixl/src/vixl/a64/
Dmacro-assembler-a64.h1760 void Sdiv(const Register& rd, const Register& rn, const Register& rm) { in Sdiv() function