| /external/llvm/lib/Target/X86/ |
| D | X86InstrControl.td | 138 def JMP16m : I<0xFF, MRM4m, (outs), (ins i16mem:$dst), "jmp{w}\t{*}$dst",
145 def JMP32m : I<0xFF, MRM4m, (outs), (ins i32mem:$dst), "jmp{l}\t{*}$dst",
152 def JMP64m : I<0xFF, MRM4m, (outs), (ins i64mem:$dst), "jmp{q}\t{*}$dst",
263 def TAILJMPm : I<0xFF, MRM4m, (outs), (ins i32mem_TC:$dst),
314 def TAILJMPm64 : I<0xFF, MRM4m, (outs), (ins i64mem_TC:$dst),
326 def TAILJMPm64_REX : I<0xFF, MRM4m, (outs), (ins i64mem_TC:$dst),
|
| D | X86InstrShiftRotate.td | 73 def SHL8mCL : I<0xD2, MRM4m, (outs), (ins i8mem :$dst),
76 def SHL16mCL : I<0xD3, MRM4m, (outs), (ins i16mem:$dst),
80 def SHL32mCL : I<0xD3, MRM4m, (outs), (ins i32mem:$dst),
84 def SHL64mCL : RI<0xD3, MRM4m, (outs), (ins i64mem:$dst),
88 def SHL8mi : Ii8<0xC0, MRM4m, (outs), (ins i8mem :$dst, u8imm:$src),
92 def SHL16mi : Ii8<0xC1, MRM4m, (outs), (ins i16mem:$dst, u8imm:$src),
96 def SHL32mi : Ii8<0xC1, MRM4m, (outs), (ins i32mem:$dst, u8imm:$src),
100 def SHL64mi : RIi8<0xC1, MRM4m, (outs), (ins i64mem:$dst, u8imm:$src),
106 def SHL8m1 : I<0xD0, MRM4m, (outs), (ins i8mem :$dst),
110 def SHL16m1 : I<0xD1, MRM4m, (outs), (ins i16mem:$dst),
[all …]
|
| D | X86InstrSystem.td | 376 def VERRm : I<0x00, MRM4m, (outs), (ins i16mem:$seg),
453 def SMSW16m : I<0x01, MRM4m, (outs i16mem:$dst), (ins),
485 def XSAVE : I<0xAE, MRM4m, (outs), (ins opaque512mem:$dst),
488 def XSAVE64 : RI<0xAE, MRM4m, (outs), (ins opaque512mem:$dst),
507 def XSAVEC : I<0xC7, MRM4m, (outs), (ins opaque512mem:$dst),
510 def XSAVEC64 : RI<0xC7, MRM4m, (outs), (ins opaque512mem:$dst),
|
| D | X86InstrFPStack.td | 245 defm SUB : FPBinary<fsub, MRM4m, "sub">;
328 def FLDENVm : FPI<0xD9, MRM4m, (outs), (ins f32mem:$src), "fldenv\t$src">;
337 def FRSTORm : FPI<0xDD, MRM4m, (outs f32mem:$dst), (ins), "frstor\t$dst">;
344 def FBLDm : FPI<0xDF, MRM4m, (outs), (ins f80mem:$src), "fbld\t$src">;
|
| D | X86InstrArithmetic.td | 86 def MUL8m : I<0xF6, MRM4m, (outs), (ins i8mem :$src),
96 def MUL16m : I<0xF7, MRM4m, (outs), (ins i16mem:$src),
101 def MUL32m : I<0xF7, MRM4m, (outs), (ins i32mem:$src),
106 def MUL64m : RI<0xF7, MRM4m, (outs), (ins i64mem:$src),
1191 defm AND : ArithBinOp_RF<0x20, 0x22, 0x24, "and", MRM4r, MRM4m,
|
| D | X86InstrInfo.td | 1585 def BT16mi8 : Ii8<0xBA, MRM4m, (outs), (ins i16mem:$src1, i16i8imm:$src2),
1589 def BT32mi8 : Ii8<0xBA, MRM4m, (outs), (ins i32mem:$src1, i32i8imm:$src2),
1593 def BT64mi8 : RIi8<0xBA, MRM4m, (outs), (ins i64mem:$src1, i64i8imm:$src2),
2412 defm TZMSK : tbm_binary_intr<0x01, "tzmsk", MRM4r, MRM4m>;
|
| D | X86InstrFormats.td | 34 def MRM3m : Format<27>; def MRM4m : Format<28>; def MRM5m : Format<29>;
|
| D | X86InstrCompiler.td | 666 defm LOCK_AND : LOCK_ArithBinOp<0x20, 0x80, 0x83, MRM4m, "and">;
|
| D | X86InstrAVX512.td | 4091 defm VPSRA : avx512_shift_rmi_dq<0x72, 0x72, MRM4r, MRM4m, "vpsra", X86vsrai>,
4092 avx512_shift_rmi_w<0x71, MRM4r, MRM4m, "vpsraw", X86vsrai>, AVX512BIi8Base, EVEX_4V;
|
| /external/llvm/lib/Target/X86/MCTargetDesc/ |
| D | X86BaseInfo.h | 301 MRM4m = 28, MRM5m = 29, MRM6m = 30, MRM7m = 31, // Format /4 /5 /6 /7 enumerator
694 case X86II::MRM4m: case X86II::MRM5m: in getMemoryOperandNo()
|
| D | X86MCCodeEmitter.cpp | 801 case X86II::MRM4m: case X86II::MRM5m: in EmitVEXOpcodePrefix()
1049 case X86II::MRM4m: case X86II::MRM5m: in DetermineREXPrefix()
1420 case X86II::MRM4m: case X86II::MRM5m: in encodeInstruction()
|
| /external/llvm/utils/TableGen/ |
| D | X86RecognizableInstr.cpp | 111 MRM4m = 28, MRM5m = 29, MRM6m = 30, MRM7m = 31, enumerator
745 case X86Local::MRM4m: in emitInstructionSpecifier()
861 case X86Local::MRM4m: case X86Local::MRM5m: in emitDecodePath()
|
| /external/llvm/test/TableGen/ |
| D | TargetInstrInfo.td | 56 def MRM3m : Format<27>; def MRM4m : Format<28>; def MRM5m : Format<29>;
|
| /external/llvm/docs/ |
| D | WritingAnLLVMBackend.rst | 1828 case X86II::MRM4m: case X86II::MRM5m: // use the Mod/RM byte and a field
|