Searched defs:Rotr (Results 1 – 7 of 7) sorted by relevance
| /art/compiler/optimizing/ |
| D | intrinsics_mips64.cc | 235 __ Rotr(out, in, 16); in GenReverseBytes() local
318 __ Rotr(out.AsRegister<GpuRegister>(), in.AsRegister<GpuRegister>(), 16); in GenNumberOfTrailingZeroes() local
352 __ Rotr(out, in, 16); in GenReverse() local
|
| D | intrinsics_mips.cc | 276 __ Rotr(out, in, 16); in GenReverse() local
323 __ Rotr(AT, in_hi, 16); in GenReverse() local
324 __ Rotr(TMP, in_lo, 16); in GenReverse() local
528 __ Rotr(out, in, 16); in GenNumberOfTrailingZeroes() local
|
| D | code_generator_mips64.cc | 1202 __ Rotr(dst, lhs, shift_value); in HandleShift() local
|
| D | code_generator_mips.cc | 1456 __ Rotr(dst, lhs, shift_value); in HandleShift() local
|
| /art/compiler/utils/mips64/ |
| D | assembler_mips64_test.cc | 904 TEST_F(AssemblerMIPS64Test, Rotr) { in TEST_F() argument
|
| D | assembler_mips64.cc | 348 void Mips64Assembler::Rotr(GpuRegister rd, GpuRegister rt, int shamt) { in Rotr() function in art::mips64::Mips64Assembler
|
| /art/compiler/utils/mips/ |
| D | assembler_mips.cc | 377 void MipsAssembler::Rotr(Register rd, Register rt, int shamt) { in Rotr() function in art::mips::MipsAssembler
|