| /external/llvm/lib/Target/Hexagon/ |
| D | HexagonOptimizeSZextends.cpp | 118 Instruction *Shl = dyn_cast<Instruction>(Ashr->getOperand(0)); in runOnFunction() local
|
| /external/llvm/unittests/IR/ |
| D | ConstantRangeTest.cpp | 473 TEST_F(ConstantRangeTest, Shl) { in TEST_F() argument
|
| /external/llvm/lib/Transforms/InstCombine/ |
| D | InstCombineSimplifyDemanded.cpp | 805 Instruction *Shl, APInt DemandedMask, APInt &KnownZero, APInt &KnownOne) { in SimplifyShrShlDemandedBits()
|
| D | InstCombineMulDivRem.cpp | 205 Constant *Shl = ConstantExpr::getShl(C1, C2); in visitMul() local
228 BinaryOperator *Shl = BinaryOperator::CreateShl(NewOp, NewCst); in visitMul() local
|
| /external/llvm/unittests/ADT/ |
| D | APIntTest.cpp | 30 APInt Shl = One.shl(0); in TEST() local
|
| /external/llvm/include/llvm/MC/ |
| D | MCExpr.h | 428 Shl, ///< Shift left. enumerator
|
| /external/llvm/bindings/ocaml/llvm/ |
| D | llvm.ml | 173 | Shl Constructor
|
| D | llvm.mli | 231 | Shl (** Logical Operators *) Constructor
|
| /external/llvm/lib/Target/AMDGPU/ |
| D | AMDGPUISelDAGToDAG.cpp | 1287 const SDValue &Shl = N->getOperand(0); in SelectS_BFEFromShifts() local
|
| D | AMDGPUISelLowering.cpp | 2333 uint32_t Shl = static_cast<uint32_t>(Src0) << (32 - Offset - Width); in constantFoldBFE() local
|
| /external/llvm/lib/Transforms/Scalar/ |
| D | Reassociate.cpp | 1030 static BinaryOperator *ConvertShiftToMul(Instruction *Shl) { in ConvertShiftToMul()
|
| /external/llvm/lib/Target/X86/ |
| D | X86ISelDAGToDAG.cpp | 938 SDValue Shl = DAG.getNode(ISD::SHL, DL, VT, And, ShlCount); in foldMaskAndShiftToExtract() local
|
| D | X86ISelLowering.cpp | 19452 SDValue Shl = DAG.getNode(ISD::SHL, DL, VT, DAG.getBitcast(VT, V), Shifter); in LowerHorizontalByteSum() local
|
| /external/llvm/lib/Transforms/Utils/ |
| D | SimplifyLibCalls.cpp | 815 Value *Shl = B.CreateShl(B.getIntN(Width, 1ULL), C); in optimizeMemChr() local
|
| /external/llvm/lib/Target/SystemZ/ |
| D | SystemZISelLowering.cpp | 2399 SDValue Shl = DAG.getNode(ISD::SHL, DL, VT, Result, ShAmt); in lowerSELECT_CC() local
4700 SDValue Shl = DAG.getNode(ISD::SHL, SDLoc(Inner), VT, Ext, in PerformDAGCombine() local
|
| /external/v8/src/crankshaft/ |
| D | hydrogen-instructions.cc | 241 void Range::Shl(int32_t value) { in Shl() function in v8::internal::Range
|
| D | hydrogen-instructions.h | 5132 DECLARE_CONCRETE_INSTRUCTION(Shl) in DECLARE_CONCRETE_INSTRUCTION() argument
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsISelLowering.cpp | 762 SDValue Shl = And1.getOperand(0); in performORCombine() local
|
| /external/llvm/bindings/go/llvm/ |
| D | ir.go | 194 Shl Opcode = C.LLVMShl const
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | DAGCombiner.cpp | 14129 SDValue Shl = DAG.getNode(ISD::SHL, SDLoc(N0), VT, AndLHS, ShlAmt); in SimplifySelectCC() local
|
| /external/vixl/test/ |
| D | test-assembler-a64.cc | 19694 __ Shl(d28, d0, 0); in TEST() local
19695 __ Shl(d29, d0, 16); in TEST() local
|