Home
last modified time | relevance | path

Searched defs:sub (Results 1 – 17 of 17) sorted by relevance

/art/test/100-reflect2/src/sub/
DPPClass.java17 package sub; package
/art/compiler/optimizing/
Dinduction_var_analysis_test.cc258 HInstruction *sub = InsertInstruction( in TEST_F() local
291 HInstruction *sub = InsertInstruction( in TEST_F() local
378 HInstruction *sub = InsertInstruction( in TEST_F() local
404 HInstruction *sub = InsertInstruction( in TEST_F() local
430 HInstruction *sub = InsertInstruction( in TEST_F() local
494 HInstruction *sub = InsertInstruction( in TEST_F() local
525 HInstruction *sub = InsertInstruction( in TEST_F() local
Dinstruction_simplifier.cc256 static bool IsSubRegBitsMinusOther(HSub* sub, size_t reg_bits, HInstruction* other) { in IsSubRegBitsMinusOther()
936 HSub* sub = new(GetGraph()->GetArena()) HSub(instruction->GetType(), other, neg->GetInput()); in VisitAdd() local
1250 HSub* sub = new (allocator) HSub(type, shl, input_other); in VisitMul() local
1293 HSub* sub = input->AsSub(); in VisitNeg() local
Dpc_relative_fixups_x86.cc48 void VisitSub(HSub* sub) OVERRIDE { in VisitSub()
Dbounds_check_elimination_test.cc739 HInstruction* sub = new (allocator) HSub(Primitive::kPrimInt, array_length, phi); in BuildSSAGraph4() local
835 HSub* sub = new (&allocator_) HSub(Primitive::kPrimInt, array_length, phi_i); in TEST_F() local
Dcode_generator_arm.cc1967 __ sub(out.AsRegisterPairHigh<Register>(), in VisitNeg() local
2531 void LocationsBuilderARM::VisitSub(HSub* sub) { in VisitSub()
2560 void InstructionCodeGeneratorARM::VisitSub(HSub* sub) { in VisitSub()
2568 __ sub(out.AsRegister<Register>(), in VisitSub() local
2751 __ sub(out, out, ShifterOperand(temp)); in DivRemByPowerOfTwo() local
2779 __ sub(temp1, temp1, ShifterOperand(dividend)); in GenerateDivRemWithAnyConstant() local
2787 __ sub(out, temp1, ShifterOperand(temp1, ASR, 31)); in GenerateDivRemWithAnyConstant() local
2789 __ sub(temp1, temp1, ShifterOperand(temp1, ASR, 31)); in GenerateDivRemWithAnyConstant() local
Dbounds_check_elimination.cc982 void VisitSub(HSub* sub) OVERRIDE { in VisitSub()
Dcode_generator_x86_64.cc2988 void LocationsBuilderX86_64::VisitSub(HSub* sub) { in VisitSub()
3016 void InstructionCodeGeneratorX86_64::VisitSub(HSub* sub) { in VisitSub()
Dcode_generator_x86.cc2842 void LocationsBuilderX86::VisitSub(HSub* sub) { in VisitSub()
2872 void InstructionCodeGeneratorX86::VisitSub(HSub* sub) { in VisitSub()
/art/test/032-concrete-sub/src/
DConcreteSub.java29 ConcreteSub sub = new ConcreteSub(); in main() local
/art/test/093-serialization/src/
DMain.java48 Sub sub = new Sub('X'); in createStream() local
63 Sub sub; in checkStream() local
/art/test/021-string2/src/
DMain.java29 String sub = offset.substring(3, 13); in main() local
/art/compiler/utils/
Dassembler_thumb_test.cc241 __ sub(R0, R1, ShifterOperand(R2), AL, kCcKeep); in TEST_F() local
328 __ sub(R0, R1, ShifterOperand(R2), arm::EQ, kCcKeep); in TEST_F() local
347 __ sub(R0, R1, ShifterOperand(R2)); in TEST_F() local
373 __ sub(R0, R1, ShifterOperand(0x55)); in TEST_F() local
389 __ sub(R0, R1, ShifterOperand(5)); in TEST_F() local
404 __ sub(R0, R1, ShifterOperand(0x550055)); in TEST_F() local
828 __ sub(SP, SP, ShifterOperand(0x50)); // 16 bit in TEST_F() local
829 __ sub(R0, SP, ShifterOperand(0x50)); // 32 bit in TEST_F() local
830 __ sub(R8, SP, ShifterOperand(0x50)); // 32 bit. in TEST_F() local
832 __ sub(SP, SP, ShifterOperand(0xf00)); // 32 bit due to imm size in TEST_F() local
[all …]
/art/test/082-inline-execute/src/
DMain.java399 String sub = offset.substring(3, 13); in test_String_compareTo() local
/art/compiler/utils/arm/
Dassembler_thumb2_test.cc238 TEST_F(AssemblerThumb2Test, sub) { in TEST_F() argument
240 __ sub(arm::R1, arm::R0, arm::ShifterOperand(42)); in TEST_F() local
242 __ sub(arm::R1, arm::R0, arm::ShifterOperand(arm::R2, arm::ASR, 31)); in TEST_F() local
Dassembler_arm32.cc77 void Arm32Assembler::sub(Register rd, Register rn, const ShifterOperand& so, in sub() function in art::arm::Arm32Assembler
Dassembler_thumb2.cc554 void Thumb2Assembler::sub(Register rd, Register rn, const ShifterOperand& so, in sub() function in art::arm::Thumb2Assembler