Home
last modified time | relevance | path

Searched refs:CopyFromReg (Results 1 – 21 of 21) sorted by relevance

/external/llvm/lib/CodeGen/SelectionDAG/
DResourcePriorityQueue.cpp88 case ISD::CopyFromReg: NumberDeps++; break; in numberRCValPredInSU()
125 case ISD::CopyFromReg: break; in numberRCValSuccInSU()
456 case ISD::CopyFromReg: in SUSchedulingCost()
562 case ISD::CopyFromReg: in initNumRegDefsLeft()
DStatepointLowering.cpp344 while (CallEnd->getOpcode() == ISD::CopyFromReg) in lowerCallFromStatepoint()
849 SDValue CopyFromReg = getCopyFromRegs(I, RetTy); in visitGCResult() local
851 assert(CopyFromReg.getNode()); in visitGCResult()
852 setValue(&CI, CopyFromReg); in visitGCResult()
DScheduleDAGRRList.cpp289 if (!Node->isMachineOpcode() && Node->getOpcode() == ISD::CopyFromReg) { in GetCostForDef()
682 case ISD::CopyFromReg: in EmitNode()
1202 if (N->getOpcode() == ISD::CopyFromReg) { in getPhysicalRegisterVT()
2146 if (PN->getOpcode() == ISD::CopyFromReg) { in unscheduledNode()
2240 PredSU->getNode()->getOpcode() == ISD::CopyFromReg) { in hasOnlyLiveInOpers()
2314 assert(PredSU->getNode()->getOpcode() == ISD::CopyFromReg && in resetVRegCycle()
2332 I->getSUnit()->getNode()->getOpcode() == ISD::CopyFromReg) { in hasVRegCycleUse()
2864 if (N->getOpcode() == ISD::CopyFromReg && in PrescheduleNodesWithMultipleUses()
DInstrEmitter.cpp352 Op.getNode()->getOpcode() != ISD::CopyFromReg && in AddRegisterOperand()
848 if (F->getOpcode() == ISD::CopyFromReg) { in EmitMachineNode()
911 case ISD::CopyFromReg: { in EmitSpecialNode()
DScheduleDAGSDNodes.cpp122 if (Def->getOpcode() == ISD::CopyFromReg && in CheckForPhysRegDependency()
530 if (Node->getOpcode() == ISD::CopyFromReg) in InitNodeNumDefs()
DSelectionDAGDumper.cpp144 case ISD::CopyFromReg: return "CopyFromReg"; in getOperationName()
DScheduleDAGFast.cpp436 if (N->getOpcode() == ISD::CopyFromReg) { in getPhysicalRegisterVT()
DLegalizeFloatTypes.cpp63 case ISD::CopyFromReg: in SoftenFloatResult()
782 case ISD::CopyFromReg: in CanSkipSoftenFloatOperand()
797 case ISD::CopyFromReg: in CanSkipSoftenFloatOperand()
DSelectionDAGISel.cpp2128 UserOpcode == ISD::CopyFromReg || in WalkChainUsers()
2617 case ISD::CopyFromReg: in SelectCodeCommon()
DSelectionDAGBuilder.cpp4235 case ISD::CopyFromReg: in getUnderlyingArgReg()
6860 if (HasDef && (CallEnd->getOpcode() == ISD::CopyFromReg)) in visitPatchpoint()
7266 assert((Op.getOpcode() != ISD::CopyFromReg || in CopyValueToVirtualRegister()
7517 if (!TM.Options.EnableFastISel && Res.getOpcode() == ISD::CopyFromReg) { in LowerArguments()
/external/llvm/test/CodeGen/X86/
Dmerge-store-partially-alias-loads.ll18 ; DBGDAG-DAG: [[BASEPTR:t[0-9]+]]: i64,ch = CopyFromReg [[ENTRYTOKEN]],
/external/llvm/lib/Target/X86/
DREADME-X86-64.txt46 emits a CopyFromReg which gets turned into a movb and that can be allocated a
49 To get around this, isel emits a CopyFromReg from AX and then right shift it
DX86ISelDAGToDAG.cpp347 if (OtherOp->getOpcode() == ISD::CopyFromReg && in shouldAvoidImmediateInstFormsForSize()
1305 RHS.getNode()->getOpcode() == ISD::CopyFromReg || in matchAddressRecursively()
DX86InstrCompiler.td1203 // register. Truncate can be lowered to EXTRACT_SUBREG. CopyFromReg may
1210 N->getOpcode() != ISD::CopyFromReg &&
DX86ISelLowering.cpp3623 if (Arg.getOpcode() == ISD::CopyFromReg) { in MatchingStackOffset()
15074 T1.getOpcode() != ISD::CopyFromReg && T2.getOpcode()!=ISD::CopyFromReg){ in LowerSELECT()
/external/llvm/include/llvm/CodeGen/
DISDOpcodes.h170 CopyFromReg, enumerator
DSelectionDAG.h551 return getNode(ISD::CopyFromReg, dl, VTs, Ops);
561 return getNode(ISD::CopyFromReg, dl, VTs,
/external/llvm/lib/Target/MSP430/
DMSP430InstrInfo.td294 // register. Truncate can be lowered to EXTRACT_SUBREG, and CopyFromReg may
300 N->getOpcode() != ISD::CopyFromReg;
/external/llvm/lib/Target/Sparc/
DSparcISelLowering.cpp1334 if (SrcReg->getReg() == Reg && Chain->getOpcode() == ISD::CopyFromReg) in LowerCall_64()
/external/llvm/lib/Target/AArch64/
DAArch64InstrInfo.td5198 // register. Truncate can be lowered to EXTRACT_SUBREG. CopyFromReg may
5205 N->getOpcode() != ISD::CopyFromReg;
/external/llvm/lib/Target/ARM/
DARMISelLowering.cpp2036 if (Arg.getOpcode() == ISD::CopyFromReg) { in MatchingStackOffset()