/external/llvm/lib/Target/Mips/MCTargetDesc/ |
D | MipsAsmBackend.h | 31 bool IsLittle; // Big or little endian variable 35 MipsAsmBackend(const Target &T, Triple::OSType OSType, bool IsLittle, in MipsAsmBackend() argument 37 : MCAsmBackend(), OSType(OSType), IsLittle(IsLittle), Is64Bit(Is64Bit) {} in MipsAsmBackend()
|
D | MipsAsmBackend.cpp | 171 MCELFObjectTargetWriter::getOSABI(OSType), IsLittle, Is64Bit); in createObjectWriter() 232 unsigned Idx = IsLittle ? (microMipsLEByteOrder ? calculateMMLEIndex(i) in applyFixup() 244 unsigned Idx = IsLittle ? (microMipsLEByteOrder ? calculateMMLEIndex(i) in applyFixup() 403 if (IsLittle) in getFixupKindInfo()
|
D | MipsMCCodeEmitter.h | 44 MipsMCCodeEmitter(const MCInstrInfo &mcii, MCContext &Ctx_, bool IsLittle) in MipsMCCodeEmitter() argument 45 : MCII(mcii), Ctx(Ctx_), IsLittleEndian(IsLittle) {} in MipsMCCodeEmitter()
|
/external/llvm/lib/Target/ARM/MCTargetDesc/ |
D | ARMAsmBackendELF.h | 19 bool IsLittle) in ARMAsmBackendELF() argument 20 : ARMAsmBackend(T, TT, IsLittle), OSABI(OSABI) {} in ARMAsmBackendELF()
|
D | ARMAsmBackend.h | 26 ARMAsmBackend(const Target &T, const Triple &TT, bool IsLittle) in ARMAsmBackend() argument 29 IsLittleEndian(IsLittle) {} in ARMAsmBackend()
|
D | ARMMCCodeEmitter.cpp | 47 ARMMCCodeEmitter(const MCInstrInfo &mcii, MCContext &ctx, bool IsLittle) in ARMMCCodeEmitter() argument 48 : MCII(mcii), CTX(ctx), IsLittleEndian(IsLittle) { in ARMMCCodeEmitter()
|
/external/llvm/lib/Target/ARM/ |
D | ARMSubtarget.cpp | 90 const ARMBaseTargetMachine &TM, bool IsLittle) in ARMSubtarget() argument 93 IsLittle(IsLittle), TargetTriple(TT), Options(TM.Options), TM(TM), in ARMSubtarget()
|
D | ARMSubtarget.h | 241 bool IsLittle; variable 262 const ARMBaseTargetMachine &TM, bool IsLittle); 454 bool isLittle() const { return IsLittle; } in isLittle()
|
/external/llvm/lib/Target/AArch64/ |
D | AArch64Subtarget.h | 64 bool IsLittle; variable 130 bool isLittleEndian() const { return IsLittle; } in isLittleEndian()
|
D | AArch64Subtarget.cpp | 57 StrictAlign(false), ReserveX18(TT.isOSDarwin()), IsLittle(LittleEndian), in AArch64Subtarget()
|
/external/llvm/lib/Target/Mips/ |
D | MipsSubtarget.h | 55 bool IsLittle; variable 218 bool isLittle() const { return IsLittle; } in isLittle()
|
D | MipsSubtarget.cpp | 66 IsLittle(little), IsSoftFloat(false), IsSingleFloat(false), IsFPXX(false), in MipsSubtarget()
|
D | MipsISelLowering.cpp | 2194 bool IsLittle = Subtarget.isLittle(); in lowerLOAD() local 2208 IsLittle ? 7 : 0); in lowerLOAD() 2210 IsLittle ? 0 : 7); in lowerLOAD() 2214 IsLittle ? 3 : 0); in lowerLOAD() 2216 IsLittle ? 0 : 3); in lowerLOAD() 2264 bool IsLittle) { in lowerUnalignedIntStore() argument 2276 IsLittle ? 3 : 0); in lowerUnalignedIntStore() 2277 return createStoreLR(MipsISD::SWR, DAG, SD, SWL, IsLittle ? 0 : 3); in lowerUnalignedIntStore() 2287 SDValue SDL = createStoreLR(MipsISD::SDL, DAG, SD, Chain, IsLittle ? 7 : 0); in lowerUnalignedIntStore() 2288 return createStoreLR(MipsISD::SDR, DAG, SD, SDL, IsLittle ? 0 : 7); in lowerUnalignedIntStore()
|