| /external/llvm/lib/Target/ARM/InstPrinter/ |
| D | ARMInstPrinter.h | 30 const MCSubtargetInfo &STI) override;
34 void printInstruction(const MCInst *MI, const MCSubtargetInfo &STI,
38 void printOperand(const MCInst *MI, unsigned OpNo, const MCSubtargetInfo &STI,
42 const MCSubtargetInfo &STI, raw_ostream &O);
44 const MCSubtargetInfo &STI, raw_ostream &O);
47 const MCSubtargetInfo &STI, raw_ostream &O);
49 const MCSubtargetInfo &STI, raw_ostream &O);
51 const MCSubtargetInfo &STI, raw_ostream &O);
53 const MCSubtargetInfo &STI, raw_ostream &O);
55 const MCSubtargetInfo &STI, raw_ostream &O);
[all …]
|
| D | ARMInstPrinter.cpp | 70 StringRef Annot, const MCSubtargetInfo &STI) { in printInst()
320 const MCSubtargetInfo &STI, raw_ostream &O) { in printOperand()
360 const MCSubtargetInfo &STI, in printThumbLdrLabelOperand()
390 const MCSubtargetInfo &STI, in printSORegRegOperand()
410 const MCSubtargetInfo &STI, in printSORegImmOperand()
427 const MCSubtargetInfo &STI, in printAM2PreOrOffsetIndexOp()
456 const MCSubtargetInfo &STI, in printAddrModeTBB()
468 const MCSubtargetInfo &STI, in printAddrModeTBH()
480 const MCSubtargetInfo &STI, in printAddrMode2Operand()
500 const MCSubtargetInfo &STI, in printAddrMode2OffsetOperand()
[all …]
|
| /external/llvm/lib/Target/Mips/MCTargetDesc/ |
| D | MipsMCCodeEmitter.h | 30 class MCSubtargetInfo; variable
40 bool isMicroMips(const MCSubtargetInfo &STI) const;
41 bool isMips32r6(const MCSubtargetInfo &STI) const;
51 void EmitInstruction(uint64_t Val, unsigned Size, const MCSubtargetInfo &STI,
56 const MCSubtargetInfo &STI) const override;
62 const MCSubtargetInfo &STI) const;
69 const MCSubtargetInfo &STI) const;
76 const MCSubtargetInfo &STI) const;
82 const MCSubtargetInfo &STI) const;
86 const MCSubtargetInfo &STI) const;
[all …]
|
| D | MipsMCCodeEmitter.cpp | 115 bool MipsMCCodeEmitter::isMicroMips(const MCSubtargetInfo &STI) const { in isMicroMips()
119 bool MipsMCCodeEmitter::isMips32r6(const MCSubtargetInfo &STI) const { in isMips32r6()
128 const MCSubtargetInfo &STI, in EmitInstruction()
150 const MCSubtargetInfo &STI) const in encodeInstruction()
223 const MCSubtargetInfo &STI) const { in getBranchTargetOpValue()
246 const MCSubtargetInfo &STI) const { in getBranchTarget7OpValueMM()
268 const MCSubtargetInfo &STI) const { in getBranchTargetOpValueMMPC10()
290 const MCSubtargetInfo &STI) const { in getBranchTargetOpValueMM()
313 const MCSubtargetInfo &STI) const { in getBranchTarget21OpValue()
336 const MCSubtargetInfo &STI) const { in getBranchTarget26OpValue()
[all …]
|
| /external/llvm/lib/Target/AArch64/InstPrinter/ |
| D | AArch64InstPrinter.h | 32 const MCSubtargetInfo &STI) override;
36 virtual void printInstruction(const MCInst *MI, const MCSubtargetInfo &STI,
38 virtual bool printAliasInstr(const MCInst *MI, const MCSubtargetInfo &STI,
42 const MCSubtargetInfo &STI,
51 bool printSysAlias(const MCInst *MI, const MCSubtargetInfo &STI,
54 void printOperand(const MCInst *MI, unsigned OpNo, const MCSubtargetInfo &STI,
56 void printHexImm(const MCInst *MI, unsigned OpNo, const MCSubtargetInfo &STI,
62 const MCSubtargetInfo &STI, raw_ostream &O) { in printPostIncOperand()
67 const MCSubtargetInfo &STI, raw_ostream &O);
69 const MCSubtargetInfo &STI, raw_ostream &O);
[all …]
|
| /external/llvm/lib/Target/AArch64/MCTargetDesc/ |
| D | AArch64MCCodeEmitter.cpp | 50 const MCSubtargetInfo &STI) const;
56 const MCSubtargetInfo &STI) const;
64 const MCSubtargetInfo &STI) const;
70 const MCSubtargetInfo &STI) const;
76 const MCSubtargetInfo &STI) const;
82 const MCSubtargetInfo &STI) const;
88 const MCSubtargetInfo &STI) const;
95 const MCSubtargetInfo &STI) const;
101 const MCSubtargetInfo &STI) const;
107 const MCSubtargetInfo &STI) const;
[all …]
|
| /external/llvm/lib/Target/ARM/MCTargetDesc/ |
| D | ARMMCCodeEmitter.cpp | 53 bool isThumb(const MCSubtargetInfo &STI) const { in isThumb()
56 bool isThumb2(const MCSubtargetInfo &STI) const { in isThumb2()
59 bool isTargetMachO(const MCSubtargetInfo &STI) const { in isTargetMachO()
70 const MCSubtargetInfo &STI) const;
76 const MCSubtargetInfo &STI) const;
83 const MCSubtargetInfo &STI) const;
88 const MCSubtargetInfo &STI) const;
94 const MCSubtargetInfo &STI) const;
100 const MCSubtargetInfo &STI) const;
105 const MCSubtargetInfo &STI) const;
[all …]
|
| /external/llvm/lib/Target/Sparc/InstPrinter/ |
| D | SparcInstPrinter.h | 32 const MCSubtargetInfo &STI) override;
33 bool printSparcAliasInstr(const MCInst *MI, const MCSubtargetInfo &STI,
35 bool isV9(const MCSubtargetInfo &STI) const;
38 void printInstruction(const MCInst *MI, const MCSubtargetInfo &STI,
40 bool printAliasInstr(const MCInst *MI, const MCSubtargetInfo &STI,
44 const MCSubtargetInfo &STI, raw_ostream &O);
47 void printOperand(const MCInst *MI, int opNum, const MCSubtargetInfo &STI,
49 void printMemOperand(const MCInst *MI, int opNum, const MCSubtargetInfo &STI,
51 void printCCOperand(const MCInst *MI, int opNum, const MCSubtargetInfo &STI,
53 bool printGetPCX(const MCInst *MI, unsigned OpNo, const MCSubtargetInfo &STI,
|
| D | SparcInstPrinter.cpp | 37 bool SparcInstPrinter::isV9(const MCSubtargetInfo &STI) const { in isV9()
47 StringRef Annot, const MCSubtargetInfo &STI) { in printInst()
54 const MCSubtargetInfo &STI, in printSparcAliasInstr()
108 const MCSubtargetInfo &STI, in printOperand()
127 const MCSubtargetInfo &STI, in printMemOperand()
150 const MCSubtargetInfo &STI, in printCCOperand()
174 const MCSubtargetInfo &STI, in printGetPCX()
|
| /external/llvm/lib/Target/PowerPC/MCTargetDesc/ |
| D | PPCMCCodeEmitter.cpp | 53 const MCSubtargetInfo &STI) const;
56 const MCSubtargetInfo &STI) const;
59 const MCSubtargetInfo &STI) const;
62 const MCSubtargetInfo &STI) const;
65 const MCSubtargetInfo &STI) const;
68 const MCSubtargetInfo &STI) const;
71 const MCSubtargetInfo &STI) const;
74 const MCSubtargetInfo &STI) const;
77 const MCSubtargetInfo &STI) const;
80 const MCSubtargetInfo &STI) const;
[all …]
|
| /external/llvm/lib/Target/SystemZ/MCTargetDesc/ |
| D | SystemZMCCodeEmitter.cpp | 42 const MCSubtargetInfo &STI) const override;
48 const MCSubtargetInfo &STI) const;
54 const MCSubtargetInfo &STI) const;
62 const MCSubtargetInfo &STI) const;
65 const MCSubtargetInfo &STI) const;
68 const MCSubtargetInfo &STI) const;
71 const MCSubtargetInfo &STI) const;
74 const MCSubtargetInfo &STI) const;
77 const MCSubtargetInfo &STI) const;
91 const MCSubtargetInfo &STI) const { in getPC16DBLEncoding()
[all …]
|
| /external/llvm/lib/MC/ |
| D | MCSubtargetInfo.cpp | 27 void MCSubtargetInfo::InitMCProcessorInfo(StringRef CPU, StringRef FS) { in InitMCProcessorInfo()
35 void MCSubtargetInfo::setDefaultFeatures(StringRef CPU, StringRef FS) { in setDefaultFeatures()
39 MCSubtargetInfo::MCSubtargetInfo( in MCSubtargetInfo() function in MCSubtargetInfo
53 FeatureBitset MCSubtargetInfo::ToggleFeature(uint64_t FB) { in ToggleFeature()
58 FeatureBitset MCSubtargetInfo::ToggleFeature(const FeatureBitset &FB) { in ToggleFeature()
65 FeatureBitset MCSubtargetInfo::ToggleFeature(StringRef FS) { in ToggleFeature()
71 FeatureBitset MCSubtargetInfo::ApplyFeatureFlag(StringRef FS) { in ApplyFeatureFlag()
77 const MCSchedModel &MCSubtargetInfo::getSchedModelForCPU(StringRef CPU) const { in getSchedModelForCPU()
102 MCSubtargetInfo::getInstrItineraryForCPU(StringRef CPU) const { in getInstrItineraryForCPU()
108 void MCSubtargetInfo::initInstrItins(InstrItineraryData &InstrItins) const { in initInstrItins()
|
| /external/llvm/lib/Target/Sparc/MCTargetDesc/ |
| D | SparcMCCodeEmitter.cpp | 46 const MCSubtargetInfo &STI) const override;
52 const MCSubtargetInfo &STI) const;
58 const MCSubtargetInfo &STI) const;
62 const MCSubtargetInfo &STI) const;
65 const MCSubtargetInfo &STI) const;
68 const MCSubtargetInfo &STI) const;
71 const MCSubtargetInfo &STI) const;
84 const MCSubtargetInfo &STI) const { in encodeInstruction()
117 const MCSubtargetInfo &STI) const { in getMachineOpValue()
144 const MCSubtargetInfo &STI) const { in getCallTargetOpValue()
[all …]
|
| /external/llvm/include/llvm/MC/ |
| D | MCSubtargetInfo.h | 29 class MCSubtargetInfo {
47 MCSubtargetInfo() = delete;
48 MCSubtargetInfo &operator=(MCSubtargetInfo &&) = delete;
49 MCSubtargetInfo &operator=(const MCSubtargetInfo &) = delete;
52 MCSubtargetInfo(const MCSubtargetInfo &) = default;
53 MCSubtargetInfo(const Triple &TT, StringRef CPU, StringRef FS,
|
| D | MCDisassembler.h | 20 class MCSubtargetInfo; variable
56 MCDisassembler(const MCSubtargetInfo &STI, MCContext &Ctx) in MCDisassembler()
86 const MCSubtargetInfo &STI;
104 const MCSubtargetInfo& getSubtargetInfo() const { return STI; } in getSubtargetInfo()
|
| /external/llvm/lib/Target/WebAssembly/MCTargetDesc/ |
| D | WebAssemblyMCCodeEmitter.cpp | 44 const MCSubtargetInfo &STI) const;
50 const MCSubtargetInfo &STI) const;
54 const MCSubtargetInfo &STI) const;
58 const MCSubtargetInfo &STI) const override;
70 const MCSubtargetInfo &STI) const { in getMachineOpValue()
87 const MCSubtargetInfo &STI) const { in encodeInstruction()
95 const MCSubtargetInfo &STI) const { in getMemoryOpValue()
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsAsmPrinter.h | 65 void emitInlineAsmEnd(const MCSubtargetInfo &StartInfo,
66 const MCSubtargetInfo *EndInfo) const override;
68 void EmitJal(const MCSubtargetInfo &STI, MCSymbol *Symbol);
70 void EmitInstrReg(const MCSubtargetInfo &STI, unsigned Opcode, unsigned Reg);
72 void EmitInstrRegReg(const MCSubtargetInfo &STI, unsigned Opcode,
75 void EmitInstrRegRegReg(const MCSubtargetInfo &STI, unsigned Opcode,
78 void EmitMovFPIntPair(const MCSubtargetInfo &STI, unsigned MovOpc,
82 void EmitSwapFPIntParams(const MCSubtargetInfo &STI,
86 void EmitSwapFPIntRetval(const MCSubtargetInfo &STI,
|
| /external/llvm/lib/Target/AMDGPU/Utils/ |
| D | AMDGPUBaseInfo.h | 22 class MCSubtargetInfo; variable
49 bool isSI(const MCSubtargetInfo &STI);
50 bool isCI(const MCSubtargetInfo &STI);
51 bool isVI(const MCSubtargetInfo &STI);
55 unsigned getMCReg(unsigned Reg, const MCSubtargetInfo &STI);
|
| /external/llvm/lib/Target/X86/AsmParser/ |
| D | X86AsmInstrumentation.h | 24 class MCSubtargetInfo; variable
32 const MCSubtargetInfo *&STI);
53 const MCSubtargetInfo *&STI);
55 X86AsmInstrumentation(const MCSubtargetInfo *&STI);
61 const MCSubtargetInfo *&STI;
|
| /external/llvm/lib/Target/Hexagon/MCTargetDesc/ |
| D | HexagonMCShuffler.h | 30 HexagonMCShuffler(MCInstrInfo const &MCII, MCSubtargetInfo const &STI, in HexagonMCShuffler()
35 HexagonMCShuffler(MCInstrInfo const &MCII, MCSubtargetInfo const &STI,
56 bool HexagonMCShuffle(MCInstrInfo const &MCII, MCSubtargetInfo const &STI,
58 bool HexagonMCShuffle(MCInstrInfo const &MCII, MCSubtargetInfo const &STI,
60 unsigned HexagonMCShuffle(MCInstrInfo const &MCII, MCSubtargetInfo const &STI,
|
| D | HexagonMCCodeEmitter.h | 38 const MCSubtargetInfo &STI) const;
49 MCSubtargetInfo const &STI) const override;
53 const MCSubtargetInfo &STI,
60 MCSubtargetInfo const &STI) const;
65 MCSubtargetInfo const &STI) const;
|
| /external/llvm/lib/MC/MCParser/ |
| D | MCTargetAsmParser.cpp | 15 const MCSubtargetInfo &STI) in MCTargetAsmParser()
24 MCSubtargetInfo &MCTargetAsmParser::copySTI() { in copySTI()
25 MCSubtargetInfo &STICopy = getContext().getSubtargetCopy(getSTI()); in copySTI()
30 const MCSubtargetInfo &MCTargetAsmParser::getSTI() const { in getSTI()
|
| /external/llvm/lib/Target/AMDGPU/MCTargetDesc/ |
| D | AMDGPUMCCodeEmitter.h | 25 class MCSubtargetInfo; variable
33 const MCSubtargetInfo &STI) const;
37 const MCSubtargetInfo &STI) const { in getMachineOpValue()
43 const MCSubtargetInfo &STI) const { in getSOPPBrEncoding()
|
| /external/mesa3d/src/gallium/drivers/radeon/MCTargetDesc/ |
| D | AMDGPUMCTargetDesc.cpp | 49 static MCSubtargetInfo *createAMDGPUMCSubtargetInfo(StringRef TT, StringRef CPU, in createAMDGPUMCSubtargetInfo()
51 MCSubtargetInfo * X = new MCSubtargetInfo(); in createAMDGPUMCSubtargetInfo()
69 const MCSubtargetInfo &STI) { in createAMDGPUMCInstPrinter()
74 const MCSubtargetInfo &STI, in createAMDGPUMCCodeEmitter()
|
| /external/llvm/lib/Target/BPF/MCTargetDesc/ |
| D | BPFMCCodeEmitter.cpp | 45 const MCSubtargetInfo &STI) const;
51 const MCSubtargetInfo &STI) const;
55 const MCSubtargetInfo &STI) const;
59 const MCSubtargetInfo &STI) const override;
78 const MCSubtargetInfo &STI) const { in getMachineOpValue()
109 const MCSubtargetInfo &STI) const { in encodeInstruction()
155 const MCSubtargetInfo &STI) const { in getMemoryOpValue()
|