| /external/llvm/include/llvm/CodeGen/ |
| D | TargetSchedule.h | 106 const MCProcResourceDesc *getProcResource(unsigned PIdx) const { in getProcResource() argument
107 return SchedModel.getProcResource(PIdx); in getProcResource()
111 const char *getResourceName(unsigned PIdx) const { in getResourceName() argument
112 if (!PIdx) in getResourceName()
114 return SchedModel.getProcResource(PIdx)->Name; in getResourceName()
153 int getResourceBufferSize(unsigned PIdx) const { in getResourceBufferSize() argument
154 return SchedModel.getProcResource(PIdx)->BufferSize; in getResourceBufferSize()
|
| D | MachineScheduler.h | 713 unsigned getNextResourceCycle(unsigned PIdx, unsigned Cycles);
729 void incExecutedResources(unsigned PIdx, unsigned Count);
731 unsigned countResource(unsigned PIdx, unsigned Cycles, unsigned ReadyCycle);
|
| /external/llvm/lib/CodeGen/ |
| D | MachineScheduler.cpp | 1705 unsigned PIdx = PI->ProcResourceIdx; in init() local
1706 unsigned Factor = SchedModel->getResourceFactor(PIdx); in init()
1707 RemainingCounts[PIdx] += (Factor * PI->Cycles); in init()
1744 getNextResourceCycle(unsigned PIdx, unsigned Cycles) { in getNextResourceCycle() argument
1745 unsigned NextUnreserved = ReservedCycles[PIdx]; in getNextResourceCycle()
1832 for (unsigned PIdx = 1, PEnd = SchedModel->getNumProcResourceKinds(); in getOtherResourceCount() local
1833 PIdx != PEnd; ++PIdx) { in getOtherResourceCount()
1834 unsigned OtherCount = getResourceCount(PIdx) + Rem->RemainingCounts[PIdx]; in getOtherResourceCount()
1837 OtherCritIdx = PIdx; in getOtherResourceCount()
1927 void SchedBoundary::incExecutedResources(unsigned PIdx, unsigned Count) { in incExecutedResources() argument
[all …]
|
| /external/llvm/utils/TableGen/ |
| D | CodeGenSchedule.cpp | 854 for (unsigned PIdx = 0, PEnd = ProcModels.size(); PIdx != PEnd; ++PIdx) { in inferFromItinClass() local
855 const CodeGenProcModel &PM = ProcModels[PIdx]; in inferFromItinClass()
870 IdxVec ProcIndices(1, PIdx); in inferFromItinClass()
893 unsigned PIdx = getProcModel(Rec->getValueAsDef("SchedModel")).Index; in inferFromInstRWs() local
894 IdxVec ProcIndices(1, PIdx); in inferFromInstRWs()
1527 for (unsigned PIdx = 0, PEnd = ProcModels.size(); PIdx != PEnd; ++PIdx) { in collectItinProcResources() local
1528 const CodeGenProcModel &PM = ProcModels[PIdx]; in collectItinProcResources()
1543 IdxVec ProcIndices(1, PIdx); in collectItinProcResources()
1665 void CodeGenSchedModels::addWriteRes(Record *ProcWriteResDef, unsigned PIdx) { in addWriteRes() argument
1666 assert(PIdx && "don't add resources to an invalid Processor model"); in addWriteRes()
[all …]
|
| D | CodeGenSchedule.h | 422 void addWriteRes(Record *ProcWriteResDef, unsigned PIdx);
424 void addReadAdvance(Record *ProcReadAdvanceDef, unsigned PIdx);
|
| D | FixedLenDecoderEmitter.cpp | 1229 unsigned PIdx = getPredicateIndex(TableInfo, PS.str()); in emitPredicateTableEntry() local
1232 encodeULEB128(PIdx, S); in emitPredicateTableEntry()
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMBaseRegisterInfo.cpp | 733 int PIdx = MI.findFirstPredOperandIdx(); in eliminateFrameIndex() local
734 ARMCC::CondCodes Pred = (PIdx == -1) in eliminateFrameIndex()
735 ? ARMCC::AL : (ARMCC::CondCodes)MI.getOperand(PIdx).getImm(); in eliminateFrameIndex()
736 unsigned PredReg = (PIdx == -1) ? 0 : MI.getOperand(PIdx+1).getReg(); in eliminateFrameIndex()
|
| D | ARMBaseInstrInfo.h | 141 int PIdx = MI->findFirstPredOperandIdx(); in getPredicate() local
142 return PIdx != -1 ? (ARMCC::CondCodes)MI->getOperand(PIdx).getImm() in getPredicate()
|
| D | ThumbRegisterInfo.cpp | 566 int PIdx = MI.findFirstPredOperandIdx(); in eliminateFrameIndex() local
567 if (PIdx != -1) in eliminateFrameIndex()
568 removeOperands(MI, PIdx); in eliminateFrameIndex()
|
| D | ARMBaseInstrInfo.cpp | 446 int PIdx = I->findFirstPredOperandIdx(); in isPredicated() local
447 if (PIdx != -1 && I->getOperand(PIdx).getImm() != ARMCC::AL) in isPredicated()
453 int PIdx = MI->findFirstPredOperandIdx(); in isPredicated() local
454 return PIdx != -1 && MI->getOperand(PIdx).getImm() != ARMCC::AL; in isPredicated()
468 int PIdx = MI->findFirstPredOperandIdx(); in PredicateInstruction() local
469 if (PIdx != -1) { in PredicateInstruction()
470 MachineOperand &PMO = MI->getOperand(PIdx); in PredicateInstruction()
472 MI->getOperand(PIdx+1).setReg(Pred[1].getReg()); in PredicateInstruction()
1778 int PIdx = MI->findFirstPredOperandIdx(); in getInstrPredicate() local
1779 if (PIdx == -1) { in getInstrPredicate()
[all …]
|
| D | ARMFrameLowering.cpp | 1755 int PIdx = Old->findFirstPredOperandIdx(); in eliminateCallFramePseudoInstr() local
1756 ARMCC::CondCodes Pred = (PIdx == -1) in eliminateCallFramePseudoInstr()
1757 ? ARMCC::AL : (ARMCC::CondCodes)Old->getOperand(PIdx).getImm(); in eliminateCallFramePseudoInstr()
|
| /external/mesa3d/src/gallium/drivers/radeon/ |
| D | R600InstrInfo.cpp | 458 int PIdx = MI->findFirstPredOperandIdx(); in PredicateInstruction() local
460 if (PIdx != -1) { in PredicateInstruction()
461 MachineOperand &PMO = MI->getOperand(PIdx); in PredicateInstruction()
|
| /external/clang/lib/Analysis/ |
| D | ThreadSafetyCommon.cpp | 688 for (unsigned PIdx = 0; PIdx < ArgIndex; ++PIdx) in makePhiNodeVar() local
689 Ph->values()[PIdx] = CurrE; in makePhiNodeVar()
|
| /external/llvm/lib/Target/AMDGPU/ |
| D | R600InstrInfo.cpp | 1006 int PIdx = MI->findFirstPredOperandIdx(); in PredicateInstruction() local
1027 if (PIdx != -1) { in PredicateInstruction()
1028 MachineOperand &PMO = MI->getOperand(PIdx); in PredicateInstruction()
|