Searched refs:Q31 (Results 1 – 8 of 8) sorted by relevance
/external/libgdx/extensions/gdx-bullet/jni/src/bullet/BulletCollision/CollisionDispatch/ |
D | btBoxBoxDetector.cpp | 272 Q11,Q12,Q13,Q21,Q22,Q23,Q31,Q32,Q33,s,s2,l; in dBoxBox2() local 294 Q31 = btFabs(R31); Q32 = btFabs(R32); Q33 = btFabs(R33); in dBoxBox2() 323 TST (pp[2],(A[2] + B[0]*Q31 + B[1]*Q32 + B[2]*Q33),R1+2,3); in dBoxBox2() 326 TST (dDOT41(R2+0,p),(A[0]*Q11 + A[1]*Q21 + A[2]*Q31 + B[0]),R2+0,4); in dBoxBox2() 358 Q31 += fudge2; in dBoxBox2() 363 TST(pp[2]*R21-pp[1]*R31,(A[1]*Q31+A[2]*Q21+B[1]*Q13+B[2]*Q12),0,-R31,R21,7); in dBoxBox2() 368 TST(pp[0]*R31-pp[2]*R11,(A[0]*Q31+A[2]*Q11+B[1]*Q23+B[2]*Q22),R31,0,-R11,10); in dBoxBox2() 374 TST(pp[1]*R12-pp[0]*R22,(A[0]*Q22+A[1]*Q12+B[0]*Q33+B[2]*Q31),-R22,R12,0,14); in dBoxBox2() 375 TST(pp[1]*R13-pp[0]*R23,(A[0]*Q23+A[1]*Q13+B[0]*Q32+B[1]*Q31),-R23,R13,0,15); in dBoxBox2()
|
/external/llvm/lib/Target/AArch64/ |
D | AArch64PBQPRegAlloc.cpp | 95 case AArch64::Q31: in isOdd()
|
D | AArch64RegisterInfo.td | 386 def Q31 : AArch64Reg<31, "q31", [D31], ["v31", ""]>, DwarfRegAlias<B31>;
|
/external/llvm/lib/Target/AArch64/InstPrinter/ |
D | AArch64InstPrinter.cpp | 1206 case AArch64::Q30: Reg = AArch64::Q31; break; in getNextVectorRegister() 1208 case AArch64::Q31: in getNextVectorRegister()
|
/external/valgrind/memcheck/ |
D | mc_machine.c | 1025 if (o >= GOF(Q31) && o+sz <= GOF(Q31)+SZB(Q31)) return GOF(Q31); in get_otrack_shadow_offset_wrk()
|
/external/llvm/lib/Target/AArch64/Disassembler/ |
D | AArch64Disassembler.cpp | 262 AArch64::Q30, AArch64::Q31 442 AArch64::Q30, AArch64::Q31
|
/external/llvm/lib/Target/AArch64/AsmParser/ |
D | AArch64AsmParser.cpp | 1902 .Case("v31", AArch64::Q31) in matchVectorRegName()
|
/external/llvm/docs/ |
D | LangRef.rst | 3415 128 or 256-bit QPX register (``Q0-Q31``; aliases the ``F`` registers). 3417 128 or 256-bit QPX register (``Q0-Q31``), otherwise a 128-bit
|