| /external/llvm/include/llvm/CodeGen/ |
| D | ISDOpcodes.h | 200 SMUL_LOHI, UMUL_LOHI, enumerator
|
| D | SelectionDAG.h | 1089 case ISD::SMUL_LOHI:
|
| /external/mesa3d/src/gallium/drivers/radeon/ |
| D | AMDILISelLowering.cpp | 120 setOperationAction(ISD::SMUL_LOHI, VT, Expand); in InitAMDILLowering()
148 setOperationAction(ISD::SMUL_LOHI, VT, Expand); in InitAMDILLowering()
168 setOperationAction(ISD::SMUL_LOHI, VT, Expand); in InitAMDILLowering()
|
| /external/llvm/lib/Target/Mips/ |
| D | Mips16ISelDAGToDAG.cpp | 295 case ISD::SMUL_LOHI: in selectNode()
|
| D | MipsSEISelLowering.cpp | 114 setOperationAction(ISD::SMUL_LOHI, MVT::i32, Custom); in MipsSETargetLowering()
125 setOperationAction(ISD::SMUL_LOHI, MVT::i64, Custom); in MipsSETargetLowering()
158 setOperationAction(ISD::SMUL_LOHI, MVT::i32, Expand); in MipsSETargetLowering()
205 setOperationAction(ISD::SMUL_LOHI, MVT::i64, Expand); in MipsSETargetLowering()
365 case ISD::SMUL_LOHI: return lowerMulDiv(Op, MipsISD::Mult, true, true, DAG); in LowerOperation()
410 if (MultOpc != ISD::SMUL_LOHI && MultOpc != ISD::UMUL_LOHI) in selectMADD()
482 if (MultOpc != ISD::SMUL_LOHI && MultOpc != ISD::UMUL_LOHI) in selectMSUB()
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | TargetLowering.cpp | 2769 else if (IsAfterLegalization ? isOperationLegal(ISD::SMUL_LOHI, VT) : in BuildSDIV()
2770 isOperationLegalOrCustom(ISD::SMUL_LOHI, VT)) in BuildSDIV()
2771 Q = SDValue(DAG.getNode(ISD::SMUL_LOHI, dl, DAG.getVTList(VT, VT), in BuildSDIV()
2900 bool HasSMUL_LOHI = isOperationLegalOrCustom(ISD::SMUL_LOHI, HiLoVT); in expandMUL()
2943 Lo = DAG.getNode(ISD::SMUL_LOHI, dl, DAG.getVTList(HiLoVT, HiLoVT), LL, in expandMUL()
|
| D | SelectionDAGDumper.cpp | 184 case ISD::SMUL_LOHI: return "smul_lohi"; in getOperationName()
|
| D | LegalizeDAG.cpp | 3486 ISD::SMUL_LOHI; in ExpandNode()
3504 bool HasSMUL_LOHI = TLI.isOperationLegalOrCustom(ISD::SMUL_LOHI, VT); in ExpandNode()
3510 OpToUse = ISD::SMUL_LOHI; in ExpandNode()
3514 OpToUse = ISD::SMUL_LOHI; in ExpandNode()
3604 { ISD::MULHS, ISD::SMUL_LOHI, ISD::SIGN_EXTEND }}; in ExpandNode()
|
| D | DAGCombiner.cpp | 1374 case ISD::SMUL_LOHI: return visitSMUL_LOHI(N); in visit()
|
| /external/llvm/lib/Target/WebAssembly/ |
| D | WebAssemblyISelLowering.cpp | 151 {ISD::BSWAP, ISD::ROTL, ISD::ROTR, ISD::SMUL_LOHI, ISD::UMUL_LOHI, in WebAssemblyTargetLowering()
|
| /external/llvm/lib/Target/MSP430/ |
| D | MSP430ISelLowering.cpp | 142 setOperationAction(ISD::SMUL_LOHI, MVT::i8, Expand); in MSP430TargetLowering()
147 setOperationAction(ISD::SMUL_LOHI, MVT::i16, Expand); in MSP430TargetLowering()
|
| /external/llvm/lib/Target/BPF/ |
| D | BPFISelLowering.cpp | 125 setOperationAction(ISD::SMUL_LOHI, MVT::i64, Expand); in BPFTargetLowering()
|
| /external/llvm/lib/Target/XCore/ |
| D | XCoreISelLowering.cpp | 101 setOperationAction(ISD::SMUL_LOHI, MVT::i32, Custom); in XCoreTargetLowering()
216 case ISD::SMUL_LOHI: return LowerSMUL_LOHI(Op, DAG); in LowerOperation()
571 assert(Op.getValueType() == MVT::i32 && Op.getOpcode() == ISD::SMUL_LOHI && in LowerSMUL_LOHI()
|
| /external/llvm/lib/Target/X86/ |
| D | X86ISelDAGToDAG.cpp | 1234 case ISD::SMUL_LOHI: in matchAddressRecursively()
2446 case ISD::SMUL_LOHI: in Select()
2451 bool isSigned = Opcode == ISD::SMUL_LOHI; in Select()
|
| D | X86ISelLowering.cpp | 718 setOperationAction(ISD::SMUL_LOHI, VT, Expand); in X86TargetLowering()
830 setOperationAction(ISD::SMUL_LOHI, MVT::v4i32, Custom); in X86TargetLowering()
1189 setOperationAction(ISD::SMUL_LOHI, MVT::v8i32, Custom); in X86TargetLowering()
18214 bool IsSigned = Op->getOpcode() == ISD::SMUL_LOHI; in LowerMUL_LOHI()
20123 case ISD::SMUL_LOHI: return LowerMUL_LOHI(Op, Subtarget, DAG); in LowerOperation()
|
| /external/llvm/lib/Target/Hexagon/ |
| D | HexagonISelLowering.cpp | 1693 ISD::SMUL_LOHI, ISD::UMUL_LOHI }) { in HexagonTargetLowering()
1751 ISD::SMUL_LOHI, ISD::UMUL_LOHI, in HexagonTargetLowering()
|
| /external/llvm/lib/Target/AMDGPU/ |
| D | AMDGPUISelLowering.cpp | 250 setOperationAction(ISD::SMUL_LOHI, VT, Expand); in AMDGPUTargetLowering()
315 setOperationAction(ISD::SMUL_LOHI, VT, Expand); in AMDGPUTargetLowering()
|
| /external/llvm/lib/Target/Sparc/ |
| D | SparcISelLowering.cpp | 1651 setOperationAction(ISD::SMUL_LOHI, MVT::i32, Expand); in SparcTargetLowering()
1655 setOperationAction(ISD::SMUL_LOHI, MVT::i64, Expand); in SparcTargetLowering()
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 453 setOperationAction(ISD::SMUL_LOHI, VT, Expand); in ARMTargetLowering()
727 setOperationAction(ISD::SMUL_LOHI, MVT::i32, Expand); in ARMTargetLowering()
8471 V->getOpcode() == ISD::SMUL_LOHI) in findMUL_LOHI()
8517 AddcOp0->getOpcode() != ISD::SMUL_LOHI && in AddCombineTo64bitMLAL()
8519 AddcOp1->getOpcode() != ISD::SMUL_LOHI) in AddCombineTo64bitMLAL()
8555 unsigned FinalOpc = (Opc == ISD::SMUL_LOHI) ? ARMISD::SMLAL : ARMISD::UMLAL; in AddCombineTo64bitMLAL()
|
| D | ARMISelDAGToDAG.cpp | 2672 case ISD::SMUL_LOHI: { in Select()
|
| /external/llvm/include/llvm/Target/ |
| D | TargetSelectionDAG.td | 367 def smullohi : SDNode<"ISD::SMUL_LOHI" , SDTIntBinHiLoOp, [SDNPCommutative]>;
|
| /external/llvm/lib/Target/SystemZ/ |
| D | SystemZISelLowering.cpp | 194 setOperationAction(ISD::SMUL_LOHI, VT, Custom); in SystemZTargetLowering()
4339 case ISD::SMUL_LOHI: in LowerOperation()
|
| /external/llvm/lib/Target/PowerPC/ |
| D | PPCISelLowering.cpp | 152 setOperationAction(ISD::SMUL_LOHI, MVT::i32, Expand); in PPCTargetLowering()
154 setOperationAction(ISD::SMUL_LOHI, MVT::i64, Expand); in PPCTargetLowering()
476 setOperationAction(ISD::SMUL_LOHI, VT, Expand); in PPCTargetLowering()
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64ISelLowering.cpp | 225 setOperationAction(ISD::SMUL_LOHI, MVT::i64, Expand); in AArch64TargetLowering()
601 setOperationAction(ISD::SMUL_LOHI, VT, Expand); in AArch64TargetLowering()
|
| /external/llvm/docs/ |
| D | CodeGenerator.rst | 1085 multiple values (e.g. ``SMUL_LOHI``, ``LOAD``, ``CALL``, etc). This is the
|