| /external/llvm/lib/Target/Mips/ |
| D | Mips16ISelLowering.h | 25 bool allowsMisalignedMemoryAccesses(EVT VT, unsigned AddrSpace,
|
| D | MipsSEISelLowering.h | 34 bool allowsMisalignedMemoryAccesses(EVT VT, unsigned AS = 0,
|
| D | Mips16ISelLowering.cpp | 162 Mips16TargetLowering::allowsMisalignedMemoryAccesses(EVT VT, in allowsMisalignedMemoryAccesses() function in Mips16TargetLowering
|
| D | MipsSEISelLowering.cpp | 333 MipsSETargetLowering::allowsMisalignedMemoryAccesses(EVT VT, in allowsMisalignedMemoryAccesses() function in MipsSETargetLowering
|
| /external/llvm/lib/Target/AMDGPU/ |
| D | SIISelLowering.h | 73 bool allowsMisalignedMemoryAccesses(EVT VT, unsigned AS,
|
| D | SIISelLowering.cpp | 434 bool SITargetLowering::allowsMisalignedMemoryAccesses(EVT VT, in allowsMisalignedMemoryAccesses() function in SITargetLowering
1681 !allowsMisalignedMemoryAccesses(LoadVT, AS, Align, nullptr)) { in performUCharToFloatCombine()
|
| /external/llvm/lib/Target/SystemZ/ |
| D | SystemZISelLowering.h | 375 bool allowsMisalignedMemoryAccesses(EVT VT, unsigned AS,
|
| D | SystemZISelLowering.cpp | 499 bool SystemZTargetLowering::allowsMisalignedMemoryAccesses(EVT VT, in allowsMisalignedMemoryAccesses() function in SystemZTargetLowering
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64ISelLowering.h | 239 bool allowsMisalignedMemoryAccesses(EVT VT, unsigned AddrSpace = 0,
|
| D | AArch64FastISel.cpp | 1708 if (!TLI.allowsMisalignedMemoryAccesses(VT)) in emitLoad()
1995 if (!TLI.allowsMisalignedMemoryAccesses(VT)) in emitStore()
|
| D | AArch64ISelLowering.cpp | 800 bool AArch64TargetLowering::allowsMisalignedMemoryAccesses(EVT VT, in allowsMisalignedMemoryAccesses() function in AArch64TargetLowering
7168 (allowsMisalignedMemoryAccesses(MVT::f128, 0, 1, &Fast) && Fast))) in getOptimalMemOpType()
7173 (allowsMisalignedMemoryAccesses(MVT::i64, 0, 1, &Fast) && Fast))) in getOptimalMemOpType()
7178 (allowsMisalignedMemoryAccesses(MVT::i32, 0, 1, &Fast) && Fast))) in getOptimalMemOpType()
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.h | 269 bool allowsMisalignedMemoryAccesses(EVT VT, unsigned AddrSpace,
|
| D | ARMISelLowering.cpp | 10634 bool ARMTargetLowering::allowsMisalignedMemoryAccesses(EVT VT, in allowsMisalignedMemoryAccesses() function in ARMTargetLowering
10689 (allowsMisalignedMemoryAccesses(MVT::v2f64, 0, 1, &Fast) && Fast))) { in getOptimalMemOpType()
10693 (allowsMisalignedMemoryAccesses(MVT::f64, 0, 1, &Fast) && in getOptimalMemOpType()
|
| /external/llvm/lib/Target/PowerPC/ |
| D | PPCISelLowering.h | 628 bool allowsMisalignedMemoryAccesses(EVT VT,
|
| D | PPCISelLowering.cpp | 11491 bool PPCTargetLowering::allowsMisalignedMemoryAccesses(EVT VT, in allowsMisalignedMemoryAccesses() function in PPCTargetLowering
|
| /external/llvm/lib/Target/X86/ |
| D | X86ISelLowering.h | 678 bool allowsMisalignedMemoryAccesses(EVT VT, unsigned AS, unsigned Align,
|
| D | X86ISelLowering.cpp | 2015 X86TargetLowering::allowsMisalignedMemoryAccesses(EVT VT, in allowsMisalignedMemoryAccesses() function in X86TargetLowering
|
| /external/llvm/lib/Target/XCore/ |
| D | XCoreISelLowering.cpp | 429 if (allowsMisalignedMemoryAccesses(LD->getMemoryVT(), in LowerLOAD()
512 if (allowsMisalignedMemoryAccesses(ST->getMemoryVT(), in LowerSTORE()
1817 allowsMisalignedMemoryAccesses(ST->getMemoryVT(), in PerformDAGCombine()
|
| /external/llvm/include/llvm/Target/ |
| D | TargetLowering.h | 881 virtual bool allowsMisalignedMemoryAccesses(EVT,
|
| /external/llvm/lib/CodeGen/ |
| D | TargetLoweringBase.cpp | 1527 return allowsMisalignedMemoryAccesses(VT, AddrSpace, Alignment, Fast); in allowsMemoryAccess()
|
| D | CodeGenPrepare.cpp | 4822 if (!TLI.allowsMisalignedMemoryAccesses( in isProfitableToPromote()
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | SelectionDAG.cpp | 4181 TLI.allowsMisalignedMemoryAccesses(VT, AS, DstAlign)) { in FindOptimalMemOpLowering()
4241 TLI.allowsMisalignedMemoryAccesses(VT, AS, DstAlign, &Fast) && Fast) in FindOptimalMemOpLowering()
|
| D | SelectionDAGBuilder.cpp | 5543 !TLI.allowsMisalignedMemoryAccesses(LoadVT, SrcAS) || in visitMemCmpCall()
5544 !TLI.allowsMisalignedMemoryAccesses(LoadVT, DstAS)) in visitMemCmpCall()
|