Home
last modified time | relevance | path

Searched refs:dst_gpr (Results 1 – 7 of 7) sorted by relevance

/external/llvm/lib/Target/AMDGPU/
DCaymanInstructions.td110 : VTX_READ_cm <"VTX_READ_8 $dst_gpr, $src_gpr", buffer_id,
111 (outs R600_TReg32_X:$dst_gpr), pattern> {
121 : VTX_READ_cm <"VTX_READ_16 $dst_gpr, $src_gpr", buffer_id,
122 (outs R600_TReg32_X:$dst_gpr), pattern> {
132 : VTX_READ_cm <"VTX_READ_32 $dst_gpr, $src_gpr", buffer_id,
133 (outs R600_TReg32_X:$dst_gpr), pattern> {
148 let Constraints = "$src_gpr.ptr = $dst_gpr";
152 : VTX_READ_cm <"VTX_READ_64 $dst_gpr, $src_gpr", buffer_id,
153 (outs R600_Reg64:$dst_gpr), pattern> {
163 : VTX_READ_cm <"VTX_READ_128 $dst_gpr.XYZW, $src_gpr", buffer_id,
[all …]
DEvergreenInstructions.td138 : VTX_READ_eg <"VTX_READ_8 $dst_gpr, $src_gpr", buffer_id,
139 (outs R600_TReg32_X:$dst_gpr), pattern> {
150 : VTX_READ_eg <"VTX_READ_16 $dst_gpr, $src_gpr", buffer_id,
151 (outs R600_TReg32_X:$dst_gpr), pattern> {
162 : VTX_READ_eg <"VTX_READ_32 $dst_gpr, $src_gpr", buffer_id,
163 (outs R600_TReg32_X:$dst_gpr), pattern> {
179 let Constraints = "$src_gpr.ptr = $dst_gpr";
183 : VTX_READ_eg <"VTX_READ_64 $dst_gpr.XY, $src_gpr", buffer_id,
184 (outs R600_Reg64:$dst_gpr), pattern> {
195 : VTX_READ_eg <"VTX_READ_128 $dst_gpr.XYZW, $src_gpr", buffer_id,
[all …]
DR600InstrFormats.td248 bits<7> dst_gpr;
260 let Word1{6-0} = dst_gpr;
/external/mesa3d/src/gallium/drivers/r600/
Dr600_asm.h71 unsigned dst_gpr; member
100 unsigned dst_gpr; member
Dr600_asm.c1633 bc->ngpr = MAX2(bc->ngpr, vtx->dst_gpr + 1); in r600_bytecode_add_vtx()
1652 if (ttex->dst_gpr == ntex->src_gpr) { in r600_bytecode_add_tex()
1676 if (ntex->dst_gpr >= bc->ngpr) { in r600_bytecode_add_tex()
1677 bc->ngpr = ntex->dst_gpr + 1; in r600_bytecode_add_tex()
1724 S_SQ_VTX_WORD1_GPR_DST_GPR(vtx->dst_gpr); in r600_bytecode_vtx_build()
1741 bc->bytecode[id++] = S_SQ_TEX_WORD1_DST_GPR(tex->dst_gpr) | in r600_bytecode_tex_build()
2540 fprintf(stderr, "DST(GPR:%d ", tex->dst_gpr); in r600_bytecode_dump()
2580 fprintf(stderr, "DST(GPR:%d ", vtx->dst_gpr); in r600_bytecode_dump()
2829 vtx.dst_gpr = i + 1; in r600_vertex_elements_build_fetch_shader()
Dr600_shader.c448 tex.dst_gpr = bytes[bytes_read++]; in r600_tex_from_byte_stream()
493 vtx.dst_gpr = G_SQ_VTX_WORD1_GPR_DST_GPR(word1); in r600_vtx_from_byte_stream()
1018 vtx.dst_gpr = dst_reg; in tgsi_fetch_rel_const()
3823 tex.dst_gpr = ctx->temp_reg; /* just to avoid confusing the asm scheduler */ in tgsi_tex()
4083 tex.dst_gpr = ctx->file_offset[inst->Dst[0].Register.File] + inst->Dst[0].Register.Index; in tgsi_tex()
/external/mesa3d/src/gallium/auxiliary/translate/
Dtranslate_sse.c324 static void emit_mov64(struct translate_sse *p, struct x86_reg dst_gpr, struct x86_reg dst_xmm, str… in emit_mov64() argument
327 x64_mov64(p->func, dst_gpr, src_gpr); in emit_mov64()
338 static void emit_load64(struct translate_sse *p, struct x86_reg dst_gpr, struct x86_reg dst_xmm, st… in emit_load64() argument
340 emit_mov64(p, dst_gpr, dst_xmm, src, src); in emit_load64()