Home
last modified time | relevance | path

Searched refs:group_bytes (Results 1 – 7 of 7) sorted by relevance

/external/drm_gralloc/
Dgralloc_drm_radeon.c64 int group_bytes; member
88 pitch_align = (((info->group_bytes / 8) / bpe) * in radeon_get_pitch_align()
94 pitch_align = MAX(8, (info->group_bytes / (8 * bpe))); in radeon_get_pitch_align()
96 pitch_align = MAX(info->group_bytes / bpe, pitch_align); in radeon_get_pitch_align()
100 pitch_align = MAX(64, info->group_bytes / bpe); in radeon_get_pitch_align()
158 base_align = info->group_bytes; in radeon_get_base_align()
383 info->group_bytes = 256; in radeon_init_tile_config()
386 info->group_bytes = 512; in radeon_init_tile_config()
426 info->group_bytes = 256; in radeon_init_tile_config()
429 info->group_bytes = 512; in radeon_init_tile_config()
/external/libdrm/radeon/
Dradeon_surface.c97 uint32_t group_bytes; member
248 surf_man->hw_info.group_bytes = 256; in r6_init_hw_info()
251 surf_man->hw_info.group_bytes = 512; in r6_init_hw_info()
254 surf_man->hw_info.group_bytes = 256; in r6_init_hw_info()
270 surf->bo_alignment = MAX2(256, surf_man->hw_info.group_bytes); in r6_surface_init_linear()
275 xalign = MAX2(1, surf_man->hw_info.group_bytes / surf->bpe); in r6_surface_init_linear()
304 surf->bo_alignment = MAX2(256, surf_man->hw_info.group_bytes); in r6_surface_init_linear_aligned()
306 xalign = MAX2(64, surf_man->hw_info.group_bytes / surf->bpe); in r6_surface_init_linear_aligned()
332 xalign = surf_man->hw_info.group_bytes / (tilew * surf->bpe * surf->nsamples); in r6_surface_init_1d()
340 surf->bo_alignment = MAX2(256, surf_man->hw_info.group_bytes); in r6_surface_init_1d()
[all …]
/external/mesa3d/src/gallium/drivers/r600/
Dr600_pipe.c807 rscreen->tiling_info.group_bytes = 256; in r600_interpret_tiling()
810 rscreen->tiling_info.group_bytes = 512; in r600_interpret_tiling()
853 rscreen->tiling_info.group_bytes = 256; in evergreen_interpret_tiling()
856 rscreen->tiling_info.group_bytes = 512; in evergreen_interpret_tiling()
870 rscreen->tiling_info.group_bytes = 256; in r600_init_tiling()
872 rscreen->tiling_info.group_bytes = 512; in r600_init_tiling()
Dr600.h78 unsigned group_bytes; member
Dr600_texture.c336 unsigned pipe_interleave_bytes = rscreen->tiling_info.group_bytes; in r600_texture_get_cmask_info()
/external/mesa3d/src/gallium/drivers/radeonsi/
Dr600.h57 unsigned group_bytes; member
Dradeonsi_pipe.c624 rscreen->tiling_info.group_bytes = 256; in evergreen_interpret_tiling()
627 rscreen->tiling_info.group_bytes = 512; in evergreen_interpret_tiling()
640 rscreen->tiling_info.group_bytes = 512; in r600_init_tiling()