Home
last modified time | relevance | path

Searched refs:offset0 (Results 1 – 25 of 33) sorted by relevance

12

/external/llvm/test/MC/AMDGPU/
Dds-err.s10 ds_write2_b32 v2, v4, v6 offset0:4 offset0:8
18 ds_write2_b32 v2, v4, v6 offset0:1000000000
Dds.s15 ds_write2_b32 v2, v4, v6 offset0:4
18 ds_write2_b32 v2, v4, v6 offset0:4 offset1:8
24 ds_read2_b32 v[8:9], v2 offset0:4
27 ds_read2_b32 v[8:9], v2 offset0:4 offset1:8
/external/mesa3d/src/egl/wayland/wayland-drm/
Dwayland-drm.c72 int32_t offset0, int32_t stride0, in create_buffer() argument
89 buffer->offset[0] = offset0; in create_buffer()
142 int32_t offset0, int32_t stride0, in drm_create_planar_buffer() argument
163 offset0, stride0, offset1, stride1, offset2, stride2); in drm_create_planar_buffer()
/external/llvm/test/CodeGen/Mips/
Deh-return32.ll18 ; CHECK: sw $4, [[offset0:[0-9]+]]($sp)
36 ; CHECK: lw $4, [[offset0]]($sp)
60 ; CHECK: sw $4, [[offset0:[0-9]+]]($sp)
76 ; CHECK: lw $4, [[offset0]]($sp)
Deh-return64.ll19 ; CHECK: sd $4, [[offset0:[0-9]+]]($sp)
37 ; CHECK: ld $4, [[offset0]]($sp)
63 ; CHECK: sd $4, [[offset0:[0-9]+]]($sp)
79 ; CHECK: ld $4, [[offset0]]($sp)
/external/llvm/test/CodeGen/AMDGPU/
Dds_read2_superreg.ll40 ; CI-DAG: ds_read2_b32 v{{\[}}[[REG_Z:[0-9]+]]:[[REG_W:[0-9]+]]{{\]}}, v{{[0-9]+}} offset0:2 offset…
88 ; CI-DAG: ds_read2_b64 v{{\[}}[[REG_W:[0-9]+]]:[[REG_Z:[0-9]+]]{{\]}}, v{{[0-9]+}} offset0:1{{$}}
107 ; CI: ds_read2_b64 v{{\[}}[[REG_W:[0-9]+]]:[[REG_Z:[0-9]+]]{{\]}}, v{{[0-9]+}} offset0:1{{$}}
123 ; CI: ds_read2_b64 v{{\[}}[[REG_ELT3:[0-9]+]]:[[REG_ELT7:[0-9]+]]{{\]}}, v{{[0-9]+}} offset0:1 offs…
126 ; CI: ds_read2_b64 v{{\[}}[[REG_ELT6:[0-9]+]]:[[REG_ELT5:[0-9]+]]{{\]}}, v{{[0-9]+}} offset0:2{{$}}
143 ; CI: ds_read2_b64 v{{\[}}[[REG_ELT11:[0-9]+]]:[[REG_ELT15:[0-9]+]]{{\]}}, v{{[0-9]+}} offset0:1 of…
146 ; CI: ds_read2_b64 v{{\[}}[[REG_ELT14:[0-9]+]]:[[REG_ELT13:[0-9]+]]{{\]}}, v{{[0-9]+}} offset0:5 of…
147 ; CI: ds_read2_b64 v{{\[}}[[REG_ELT14:[0-9]+]]:[[REG_ELT13:[0-9]+]]{{\]}}, v{{[0-9]+}} offset0:6 of…
150 ; CI: ds_read2_b64 v{{\[}}[[REG_ELT12:[0-9]+]]:[[REG_ELT10:[0-9]+]]{{\]}}, v{{[0-9]+}} offset0:2{{$…
194 ; CI-DAG: ds_read2_b32 v{{\[}}[[REG_ELT2:[0-9]+]]:[[REG_ELT3:[0-9]+]]{{\]}}, v{{[0-9]+}} offset0:2 …
Dds_read2_offset_order.ll7 ; offset0 is larger than offset1
12 ; SI: ds_read2_b32 v[{{[0-9]+}}:{{[0-9]+}}], v{{[0-9]+}} offset0:3 offset1:2
13 ; SI: ds_read2_b32 v[{{[0-9]+}}:{{[0-9]+}}], v{{[0-9]+}} offset0:12 offset1:14
Dscratch-buffer.ll62 %offset0 = load i32, i32 addrspace(1)* %offsets
63 %scratchptr0 = getelementptr [8192 x i32], [8192 x i32]* %scratch0, i32 0, i32 %offset0
64 store i32 %offset0, i32* %scratchptr0
Dds_read2st64.ll27 ; SI: ds_read2st64_b32 v{{\[}}[[LO_VREG:[0-9]+]]:[[HI_VREG:[0-9]+]]{{\]}}, v{{[0-9]+}} offset0:1 of…
47 ; SI: ds_read2st64_b32 v{{\[}}[[LO_VREG:[0-9]+]]:[[HI_VREG:[0-9]+]]{{\]}}, v{{[0-9]+}} offset0:1 of…
139 ; SI: ds_read2st64_b64 v{{\[}}[[LO_VREG:[0-9]+]]:[[HI_VREG:[0-9]+]]{{\]}}, v{{[0-9]+}} offset0:1 of…
162 ; SI: ds_read2_b32 v{{\[[0-9]+:[0-9]+\]}}, {{v[0-9]+}} offset0:128 offset1:129
179 ; SI: ds_read2st64_b64 v{{\[}}[[LO_VREG:[0-9]+]]:[[HI_VREG:[0-9]+]]{{\]}}, v{{[0-9]+}} offset0:4 of…
Dds_write2.ll183 ; SI-NEXT: ds_write2_b32 [[BASEADDR]], [[VAL0]], [[VAL1]] offset0:11 offset1:27
212 ; SI: ds_write2_b32 [[BASEADDR:v[0-9]+]], [[VAL0:v[0-9]+]], [[VAL1:v[0-9]+]] offset0:3 offset1:8
213 ; SI-NEXT: ds_write2_b32 [[BASEADDR]], [[VAL0]], [[VAL1]] offset0:11 offset1:27
289 ; SI: ds_write2_b32 [[VPTR]], v[[VAL0]], v[[VAL1]] offset0:14 offset1:15
349 ; SI-DAG: ds_write2_b32 [[ZERO]], v{{[0-9]+}}, v{{[0-9]+}} offset0:2 offset1:3
410 ; CI: ds_write2_b32 {{v[0-9]+}}, {{v[0-9]+}}, {{v[0-9]+}} offset0:3 offset1:2{{$}}
411 ; CI: ds_write2_b32 {{v[0-9]+}}, {{v[0-9]+}}, {{v[0-9]+}} offset0:1{{$}}
Dds_write2st64.ll26 ; SI: ds_write2st64_b32 [[VPTR]], [[VAL0]], [[VAL1]] offset0:2 offset1:5
67 ; SI: ds_write2st64_b64 [[VPTR]], [[VAL0]], [[VAL1]] offset0:4 offset1:127
Dunaligned-load-store.ll187 ; SI: ds_read2_b32 v[{{[0-9]+}}:{{[0-9]+}}], v{{[0-9]}} offset0:8 offset1:9
236 ; SI: ds_write2_b32 v{{[0-9]+}}, v{{[0-9]+}}, v{{[0-9]+}} offset0:8 offset1:9
Dds_read2.ll67 ; SI: ds_read2_b32 v{{\[[0-9]+:[0-9]+\]}}, [[BASEADDR]] offset0:11 offset1:27
99 ; SI: ds_read2_b32 v{{\[[0-9]+:[0-9]+\]}}, [[BASEADDR]] offset0:11 offset1:27
133 ; SI: ds_read2_b32 v{{\[[0-9]+:[0-9]+\]}}, [[BASEADDR:v[0-9]+]] offset0:2 offset1:8
134 ; SI: ds_read2_b32 v{{\[[0-9]+:[0-9]+\]}}, [[BASEADDR]] offset0:11 offset1:27
368 ; SI: ds_read2_b32 v{{\[[0-9]+:[0-9]+\]}}, {{v[0-9]+}} offset0:14 offset1:15
412 ; SI: ds_read2_b32 v{{\[[0-9]+:[0-9]+\]}}, [[ZERO]] offset0:2 offset1:3
Dds-negative-offset-addressing-mode-loop.ll23 ; CI-DAG: ds_read2_b32 v{{\[[0-9]+:[0-9]+\]}}, [[VADDR]] offset0:32 offset1:33
Dds-sub-offset.ll98 ; GCN: ds_write2_b32 [[NEG]], {{v[0-9]+}}, {{v[0-9]+}} offset0:254 offset1:255
/external/ltrace/sysdeps/linux-gnu/arm/
Dplt.c100 const GElf_Xword offset0 = offset; in arch_elf_init() local
105 || !elf_can_read_next(data, offset0, sub_len)) in arch_elf_init()
115 while (offset < offset0 + sub_len) { in arch_elf_init()
/external/libgdx/extensions/gdx-box2d/gdx-box2d/jni/Box2D/Collision/
Db2CollideEdge.cpp249 float32 offset0 = 0.0f, offset2 = 0.0f; in Collide() local
259 offset0 = b2Dot(m_normal0, m_centroidB - m_v0); in Collide()
277 m_front = offset0 >= 0.0f || offset1 >= 0.0f || offset2 >= 0.0f; in Collide()
293 m_front = offset0 >= 0.0f || (offset1 >= 0.0f && offset2 >= 0.0f); in Collide()
309 m_front = offset2 >= 0.0f || (offset0 >= 0.0f && offset1 >= 0.0f); in Collide()
325 m_front = offset0 >= 0.0f && offset1 >= 0.0f && offset2 >= 0.0f; in Collide()
344 m_front = offset0 >= 0.0f || offset1 >= 0.0f; in Collide()
360 m_front = offset0 >= 0.0f && offset1 >= 0.0f; in Collide()
/external/llvm/test/Analysis/Delinearization/
Dmultidim_ivs_and_integer_offsets_3d.ll30 %offset0 = add nsw i64 %i, 3
31 %subscript0 = mul i64 %offset0, %m
Dmultidim_ivs_and_parameteric_offsets_3d.ll30 %offset0 = add nsw i64 %i, %p
31 %subscript0 = mul i64 %offset0, %m
/external/llvm/lib/Target/AMDGPU/
DVIInstrFormats.td20 bits<8> offset0;
23 let Inst{7-0} = offset0;
DSIInstrFormats.td443 bits<8> offset0;
446 let Inst{7-0} = offset0;
/external/libgdx/extensions/gdx-box2d/gdx-box2d-gwt/src/com/badlogic/gdx/physics/box2d/gwt/emu/org/jbox2d/collision/
DCollision.java1022 float offset0 = 0.0f, offset2 = 0.0f;
1031 offset0 = Vec2.dot(m_normal0, temp.set(m_centroidB).subLocal(m_v0));
1046 m_front = offset0 >= 0.0f || offset1 >= 0.0f || offset2 >= 0.0f;
1063 m_front = offset0 >= 0.0f || (offset1 >= 0.0f && offset2 >= 0.0f);
1080 m_front = offset2 >= 0.0f || (offset0 >= 0.0f && offset1 >= 0.0f);
1097 m_front = offset0 >= 0.0f && offset1 >= 0.0f && offset2 >= 0.0f;
1116 m_front = offset0 >= 0.0f || offset1 >= 0.0f;
1133 m_front = offset0 >= 0.0f && offset1 >= 0.0f;
/external/mesa3d/src/gallium/auxiliary/gallivm/
Dlp_bld_sample_aos.c201 LLVMValueRef *offset0, in lp_build_sample_wrap_linear_int() argument
268 offset0, i0); in lp_build_sample_wrap_linear_int()
295 *offset0 = lp_build_mul(int_coord_bld, coord0, stride); in lp_build_sample_wrap_linear_int()
297 lp_build_add(int_coord_bld, *offset0, stride), in lp_build_sample_wrap_linear_int()
317 *offset0 = lp_build_mul(int_coord_bld, coord0, stride); in lp_build_sample_wrap_linear_int()
319 *offset0, in lp_build_sample_wrap_linear_int()
331 *offset0 = int_coord_bld->zero; in lp_build_sample_wrap_linear_int()
/external/aac/libSBRdec/src/
Dsbrdecoder.cpp1337 INT strideIn, strideOut, offset0, offset1; in sbrDecoder_DecodeElement() local
1454 offset0 = channelMapping[0]; in sbrDecoder_DecodeElement()
1459 offset0 = channelMapping[0]*2*codecFrameSize; in sbrDecoder_DecodeElement()
1467 timeData + offset0, in sbrDecoder_DecodeElement()
1468 timeData + offset0, in sbrDecoder_DecodeElement()
/external/opencv3/modules/features2d/src/
Dagast.cpp78 register short offset0 = (short) pixel_5_8_[0]; in AGAST_5_8() local
104 if(ptr[offset0] > cb) in AGAST_5_8()
217 else if(ptr[offset0] < c_b) in AGAST_5_8()
440 if(ptr[offset0] > cb) in AGAST_5_8()
565 else if(ptr[offset0] < c_b) in AGAST_5_8()
838 register short offset0 = (short) pixel_7_12d_[0]; in AGAST_7_12d() local
868 if(ptr[offset0] > cb) in AGAST_7_12d()
1410 else if(ptr[offset0] < c_b) in AGAST_7_12d()
2050 if(ptr[offset0] > cb) in AGAST_7_12d()
2592 else if(ptr[offset0] < c_b) in AGAST_7_12d()
[all …]

12