Home
last modified time | relevance | path

Searched refs:r6 (Results 1 – 25 of 620) sorted by relevance

12345678910>>...25

/external/libmpeg2/common/arm/
Dimpeg2_format_conv.s139 mov r6, r5
145 sub r6, r6, #16
146 cmp r6, #15
149 cmp r6, #0
155 rsb r6, r6, #16
156 sub r0, r0, r6
157 sub r3, r3, r6
189 mov r6, r5
198 sub r6, r6, #8
199 cmp r6, #7
[all …]
/external/libvpx/libvpx/vpx_dsp/arm/
Dvariance_halfpixvar16x16_v_media.asm41 ldr r6, [r9, #0] ; load 4 src pixels from next row
45 mvn r6, r6
46 uhsub8 r4, r4, r6
49 usub8 r6, r4, r5 ; calculate difference
51 sel r7, r6, lr ; select bytes with positive difference
52 usub8 r6, r5, r4 ; calculate difference with reversed operands
54 sel r6, r6, lr ; select bytes with negative difference
58 usad8 r5, r6, lr ; calculate sum of negative differences
59 orr r6, r6, r7 ; differences of all 4 pixels
65 uxtb16 r5, r6 ; byte (two pixels) to halfwords
[all …]
Dvariance_halfpixvar16x16_h_media.asm40 ldr r6, [r0, #1] ; load 4 src pixels with 1 byte offset
44 mvn r6, r6
45 uhsub8 r4, r4, r6
48 usub8 r6, r4, r5 ; calculate difference
50 sel r7, r6, lr ; select bytes with positive difference
51 usub8 r6, r5, r4 ; calculate difference with reversed operands
53 sel r6, r6, lr ; select bytes with negative difference
57 usad8 r5, r6, lr ; calculate sum of negative differences
58 orr r6, r6, r7 ; differences of all 4 pixels
64 uxtb16 r5, r6 ; byte (two pixels) to halfwords
[all …]
Dvariance_halfpixvar16x16_hv_media.asm41 ldr r6, [r0, #1] ; load source pixels b, row N
46 mvn r6, r6
47 uhsub8 r4, r4, r6
59 usub8 r6, r4, r5 ; calculate difference
61 sel r7, r6, lr ; select bytes with positive difference
62 usub8 r6, r5, r4 ; calculate difference with reversed operands
64 sel r6, r6, lr ; select bytes with negative difference
68 usad8 r5, r6, lr ; calculate sum of negative differences
69 orr r6, r6, r7 ; differences of all 4 pixels
75 uxtb16 r5, r6 ; byte (two pixels) to halfwords
[all …]
Dvpx_convolve_avg_neon_asm.asm19 push {r4-r6, lr}
21 mov r6, r2
39 vld1.8 {q8-q9}, [r6@128]!
40 vld1.8 {q10-q11}, [r6@128], r4
49 pop {r4-r6, pc}
54 vld1.8 {q8-q9}, [r6@128], r3
55 vld1.8 {q10-q11}, [r6@128], r3
60 pld [r6]
62 pld [r6, r3]
68 pop {r4-r6, pc}
[all …]
Dvariance_media.asm45 usub8 r6, r4, r5 ; calculate difference
47 sel r7, r6, lr ; select bytes with positive difference
50 sel r6, r9, lr ; select bytes with negative difference
54 usad8 r5, r6, lr ; calculate sum of negative differences
55 orr r6, r6, r7 ; differences of all 4 pixels
61 uxtb16 r5, r6 ; byte (two pixels) to halfwords
62 uxtb16 r10, r6, ror #8 ; another two pixels to halfwords
70 usub8 r6, r4, r5 ; calculate difference
71 sel r7, r6, lr ; select bytes with positive difference
73 sel r6, r9, lr ; select bytes with negative difference
[all …]
/external/boringssl/linux-arm/crypto/sha/
Dsha1-armv4-large.S24 stmdb sp!,{r4,r5,r6,r7,r8,r9,r10,r11,r12,lr}
26 ldmia r0,{r3,r4,r5,r6,r7}
32 mov r6,r6,ror#30
42 eor r10,r5,r6 @ F_xx_xx
49 eor r10,r5,r6 @ F_xx_xx
57 eor r10,r10,r6,ror#2 @ F_00_19(B,C,D)
64 add r6,r8,r6,ror#2 @ E+=K_00_19
69 add r6,r6,r7,ror#27 @ E+=ROR(A,27)
73 add r6,r8,r6,ror#2 @ E+=K_00_19
75 add r6,r6,r7,ror#27 @ E+=ROR(A,27)
[all …]
/external/llvm/test/MC/ARM/
Dbasic-arm-instructions.s68 adc r4, r5, r6
70 adc r4, r5, r6, lsl #1
71 adc r4, r5, r6, lsl #31
72 adc r4, r5, r6, lsr #1
73 adc r4, r5, r6, lsr #31
74 adc r4, r5, r6, lsr #32
75 adc r4, r5, r6, asr #1
76 adc r4, r5, r6, asr #31
77 adc r4, r5, r6, asr #32
78 adc r4, r5, r6, ror #1
[all …]
Dneon-vld-vst-align.s49 vld1.8 {d0}, [r4], r6
50 vld1.8 {d0}, [r4:16], r6
51 vld1.8 {d0}, [r4:32], r6
52 vld1.8 {d0}, [r4:64], r6
53 vld1.8 {d0}, [r4:128], r6
54 vld1.8 {d0}, [r4:256], r6
56 @ CHECK: vld1.8 {d0}, [r4], r6 @ encoding: [0x24,0xf9,0x06,0x07]
58 @ CHECK-ERRORS: vld1.8 {d0}, [r4:16], r6
61 @ CHECK-ERRORS: vld1.8 {d0}, [r4:32], r6
63 @ CHECK: vld1.8 {d0}, [r4:64], r6 @ encoding: [0x24,0xf9,0x16,0x07]
[all …]
/external/compiler-rt/lib/tsan/rtl/
Dtsan_rtl_ppc64.S54 ld r6,-28696(r13)
56 xor r5,r6,r5
60 xor r0,r6,r0
104 addi r6,r5,16
107 stvx v21,0,r6
108 addi r6,r6,32
111 stvx v23,0,r6
112 addi r6,r6,32
115 stvx v25,0,r6
116 addi r6,r6,32
[all …]
/external/libhevc/decoder/arm/
Dihevcd_fmt_conv_420sp_to_420p.s97 @ LDR r6,[sp,#56] @//Load u2_strideuv
113 MOV r6,r8 @// Copying width
117 SUB r6,r6,#16
120 CMP r6,#16
122 CMP r6,#0
128 RSB r6,r6,#16
129 SUB r0,r0,r6
130 SUB r2,r2,r6
164 MOV r6,r8 @// Copying width
168 SUB r6,r6,#16
[all …]
Dihevcd_fmt_conv_420sp_to_420sp.s105 MOV r6,r8 @// Copying width
109 SUB r6,r6,#32
118 CMP r6,#32
120 CMP r6,#0
126 RSB r6,r6,#32
127 SUB r0,r0,r6
128 SUB R2,R2,r6
161 MOV r6,r8 @// Copying width
166 SUB r6,r6,#16
171 CMP r6,#16
[all …]
/external/tremolo/Tremolo/
DmdctARM.s63 LDMDB r2!,{r5,r6,r7,r12}
66 MOV r6, r6, ASR #9 @ r6 = (*--r)>>9
80 MOV r14,r6, ASR #15
82 EORNE r6, r4, r14,ASR #31
83 STRH r6, [r0], r3
125 LDR r6, [r2],#8
130 RSB r6, r6, #0
135 MOV r6, r6, ASR #9 @ r6 = (-*l)>>9
148 MOV r14,r6, ASR #15
150 EORNE r6, r4, r14,ASR #31
[all …]
DmdctLARM.s61 LDMDB r2!,{r5,r6,r7,r12}
64 MOV r6, r6, ASR #9 @ r6 = (*--r)>>9
78 MOV r14,r6, ASR #15
80 EORNE r6, r4, r14,ASR #31
81 STRH r6, [r0], r3
123 LDR r6, [r2],#8
128 RSB r6, r6, #0
133 MOV r6, r6, ASR #9 @ r6 = (-*l)>>9
146 MOV r14,r6, ASR #15
148 EORNE r6, r4, r14,ASR #31
[all …]
DbitwiseARM.s67 STMFD r13!,{r5,r6}
79 LDRLT r6,[r3] @ r6 = ptr[1]
82 ORRLT r10,r10,r6,LSL r12 @ r10= first bitsLeftInSeg bits+crap
97 LDMIA r11,{r6,r12,r14} @ r6 = buffer
100 LDR r6,[r6] @ r6 = buffer->data
103 ADD r6,r6,r12 @ r6 = buffer->data+begin
105 LDRB r12,[r6],#1 @ r12= *buffer
116 LDMFD r13!,{r5,r6,r10,r11,PC}
125 LDMFD r13!,{r5,r6,r10,r11,PC}
130 LDMFD r13!,{r5,r6,r10,r11,PC}
[all …]
/external/boringssl/src/crypto/chacha/
Dchacha_vec_arm.S65 push {r4, r5, r6, r7, r8, r9, r10, fp, lr}
84 ldr r6, [r7, #264]
92 ldr r0, [r6] @ unaligned
94 ldr r1, [r6, #4] @ unaligned
95 ldr r2, [r6, #8] @ unaligned
116 ldr r3, [r6]
117 ldr r1, [r6, #4]
118 ldr r6, [r6, #8]
122 str r6, [r7, #140]
123 str r6, [r7, #60]
[all …]
/external/libvpx/libvpx/vp8/common/arm/armv6/
Ddequant_idct_v6.asm32 smulbb r6, r4, r5
38 strh r6, [r0], #2
41 smulbb r6, r4, r5
49 strh r6, [r0], #2
60 ldr r6, [r0, #8]
65 smulwt r9, r3, r6
66 smulwb r7, r3, r6
67 smulwt r10, r4, r6
68 smulwb r8, r4, r6
72 uadd16 r6, r6, r7
[all …]
Didct_v6.asm38 ldr r6, [r0, #(4*2)] ; i5 | i4
42 smulbt r9, r5, r6 ; (ip[5] * cospi8sqrt2minus1) >> 16
43 smulbb r7, r5, r6 ; (ip[4] * cospi8sqrt2minus1) >> 16
44 smulwt r10, r4, r6 ; (ip[5] * sinpi8sqrt2) >> 16
45 smulwb r8, r4, r6 ; (ip[4] * sinpi8sqrt2) >> 16
50 uadd16 r6, r6, r7 ; 5c+5 | 4c+4
64 uadd16 r6, r6, r10 ; d
68 uadd16 r9, r10, r6 ; a+d
69 usub16 r10, r10, r6 ; a-d
70 uadd16 r6, r8, r7 ; b+c
[all …]
Dloopfilter_v6.asm68 ldr r6, [sp, #36] ; load thresh address
77 ldrb r3, [r6] ; thresh
90 uqsub8 r6, r9, r10 ; p3 - p2
95 orr r6, r6, r7 ; abs (p3-p2)
97 uqsub8 lr, r6, r2 ; compare to limit. lr: vp8_filter_mask
99 uqsub8 r6, r11, r12 ; p1 - p0
104 orr r6, r6, r7 ; abs (p1-p0)
105 uqsub8 r7, r6, r2 ; compare to limit
106 uqsub8 r8, r6, r3 ; compare to thresh -- save r8 for later
109 uqsub8 r6, r11, r10 ; p1 - q1
[all …]
/external/libavc/encoder/arm/
Dih264e_fmt_conv.s85 mov r6, r5
91 sub r6, r6, #16
92 cmp r6, #15
95 cmp r6, #0
101 rsb r6, r6, #16
102 sub r0, r0, r6
103 sub r3, r3, r6
136 mov r6, r5
145 sub r6, r6, #8
146 cmp r6, #7
[all …]
Dih264e_evaluate_intra4x4_modes_a9q.s112 @r6 = u4_intra_mode,
160 subs r6, r1, #0
162 lslne r6, r0, #2
164 moveq r6, r0 @
166 add r9, r6, r9
168 subs r6, r11, r9
183 subs r6, r1, #1
186 lslne r6, r0, #2
190 moveq r6, r0 @
191 add r9, r6, r9
[all …]
/external/libhevc/common/arm/
Dihevc_intra_pred_luma_mode_18_34.s127 moveq r6,#1
128 movne r6,#-1
133 vld1.8 {d0},[r8],r6
135 vld1.8 {d1},[r8],r6
137 vld1.8 {d2},[r8],r6
138 vld1.8 {d3},[r8],r6
140 vld1.8 {d4},[r8],r6
141 vld1.8 {d5},[r8],r6
142 vld1.8 {d6},[r8],r6
144 vld1.8 {d7},[r8],r6
[all …]
/external/llvm/test/MC/Disassembler/ARM/
Dbasic-arm-instructions.txt43 # CHECK: adc r4, r5, r6
45 # CHECK: adc r4, r5, r6, lsl #1
46 # CHECK: adc r4, r5, r6, lsl #31
47 # CHECK: adc r4, r5, r6, lsr #1
48 # CHECK: adc r4, r5, r6, lsr #31
49 # CHECK: adc r4, r5, r6, lsr #32
50 # CHECK: adc r4, r5, r6, asr #1
51 # CHECK: adc r4, r5, r6, asr #31
52 # CHECK: adc r4, r5, r6, asr #32
53 # CHECK: adc r4, r5, r6, ror #1
[all …]
/external/libvpx/libvpx/vp8/encoder/arm/armv6/
Dvp8_short_fdct4x4_armv6.asm34 qadd16 r6, r4, r5 ; [i1+i2 | i0+i3] = [b1 | a1] without shift
43 smuad r4, r6, lr ; o0 = (i1+i2)*8 + (i0+i3)*8
44 smusd r5, r6, lr ; o2 = (i1+i2)*8 - (i0+i3)*8
46 smlad r6, r7, r12, r11 ; o1 = (c1 * 2217 + d1 * 5352 + 14500)
51 pkhbt r3, r4, r6, lsl #4 ; [o1 | o0], keep in register for PART 2
52 pkhbt r6, r5, r7, lsl #4 ; [o3 | o2]
54 str r6, [r1, #4]
59 qadd16 r6, r8, r9 ; [i5+i6 | i4+i7] = [b1 | a1] without shift
68 smuad r9, r6, lr ; o4 = (i5+i6)*8 + (i4+i7)*8
69 smusd r8, r6, lr ; o6 = (i5+i6)*8 - (i4+i7)*8
[all …]
/external/webrtc/webrtc/common_audio/signal_processing/
Dfilter_ar_fast_q12_armv7.S30 @ r6: Calculated value for output data_out[]; interation counter for inner loop
58 subs r6, r3, #3 @ Iteration counter for inner loop.
64 subs r6, #2
85 smulbb r6, r10, r9 @ output1 = coefficients[0] * data_in[i];
86 sub r6, r7 @ output1 -= sum1;
88 sbfx r11, r6, #12, #16
89 ssat r7, #16, r6, asr #12
91 addeq r6, r6, #2048
92 ssat r6, #16, r6, asr #12
93 strh r6, [r1], #2 @ Store data_out[i]
[all …]

12345678910>>...25