Home
last modified time | relevance | path

Searched refs:v8f16 (Results 1 – 24 of 24) sorted by relevance

/external/llvm/test/CodeGen/AArch64/
Dfp16-vector-load-store.ll53 ; Load to one lane of v8f16
72 ; Simple store of v8f16
91 ; Store from one lane of v8f16
108 declare { <8 x half>, <8 x half> } @llvm.aarch64.neon.ld2.v8f16.p0v8f16(<8 x half>*)
109 declare { <8 x half>, <8 x half>, <8 x half> } @llvm.aarch64.neon.ld3.v8f16.p0v8f16(<8 x half>*)
110 declare { <8 x half>, <8 x half>, <8 x half>, <8 x half> } @llvm.aarch64.neon.ld4.v8f16.p0v8f16(<8 …
111 declare void @llvm.aarch64.neon.st2.v8f16.p0v8f16(<8 x half>, <8 x half>, <8 x half>*)
112 declare void @llvm.aarch64.neon.st3.v8f16.p0v8f16(<8 x half>, <8 x half>, <8 x half>, <8 x half>*)
113 declare void @llvm.aarch64.neon.st4.v8f16.p0v8f16(<8 x half>, <8 x half>, <8 x half>, <8 x half>, <…
169 ; Load 2 x v8f16 with de-interleaving
[all …]
Dfp16-vector-nvcast.ll46 ; Test pattern (v8f16 (AArch64NvCast (v4i32 FPR128:$src)))
57 ; Test pattern (v8f16 (AArch64NvCast (v8i16 FPR128:$src)))
68 ; Test pattern (v8f16 (AArch64NvCast (v16i8 FPR128:$src)))
79 ; Test pattern (v8f16 (AArch64NvCast (v2i64 FPR128:$src)))
Darm64-aapcs.ll146 ; Check that v8f16 can be passed and returned in registers
160 ; Check that v8f16 can be passed and returned on the stack
/external/llvm/include/llvm/CodeGen/
DMachineValueType.h109 v8f16 = 54, // 8 x f16 enumerator
244 SimpleTy == MVT::v1i128 || SimpleTy == MVT::v8f16 || in is128BitVector()
351 case v8f16: return f16; in getVectorElementType()
393 case v8f16: in getVectorNumElements()
480 case v8f16: in getSizeInBits()
639 if (NumElements == 8) return MVT::v8f16; in getVectorVT()
DValueTypes.td83 def v8f16 : ValueType<128, 54>; // 8 x f16 vector value
/external/llvm/lib/Target/AArch64/
DAArch64ISelDAGToDAG.cpp2483 else if (VT == MVT::v8i16 || VT == MVT::v8f16) in Select()
2501 else if (VT == MVT::v8i16 || VT == MVT::v8f16) in Select()
2519 else if (VT == MVT::v8i16 || VT == MVT::v8f16) in Select()
2537 else if (VT == MVT::v8i16 || VT == MVT::v8f16) in Select()
2555 else if (VT == MVT::v8i16 || VT == MVT::v8f16) in Select()
2573 else if (VT == MVT::v8i16 || VT == MVT::v8f16) in Select()
2591 else if (VT == MVT::v8i16 || VT == MVT::v8f16) in Select()
2609 else if (VT == MVT::v8i16 || VT == MVT::v8f16) in Select()
2627 else if (VT == MVT::v8i16 || VT == MVT::v8f16) in Select()
2642 VT == MVT::v8f16) in Select()
[all …]
DAArch64CallingConvention.td33 CCIfBigEndian<CCIfType<[v2i64, v2f64, v4i32, v4f32, v8i16, v8f16, v16i8],
73 CCIfType<[f128, v2i64, v4i32, v8i16, v16i8, v4f32, v2f64, v8f16],
81 CCIfType<[f128, v2i64, v4i32, v8i16, v16i8, v4f32, v2f64, v8f16],
93 CCIfBigEndian<CCIfType<[v2i64, v2f64, v4i32, v4f32, v8i16, v8f16, v16i8],
109 CCIfType<[f128, v2i64, v4i32, v8i16, v16i8, v4f32, v2f64, v8f16],
154 CCIfType<[v2i64, v4i32, v8i16, v16i8, v4f32, v2f64, v8f16],
163 CCIfType<[v2i64, v4i32, v8i16, v16i8, v4f32, v2f64, v8f16],
182 CCIfType<[v2i64, v4i32, v8i16, v16i8, v4f32, v2f64, v8f16],
DAArch64InstrInfo.td1330 defm : ScalToVecROLoadPat<ro16, load, i32, v8f16, LDRHroW, LDRHroX, hsub>;
1386 defm : VecROLoadPat<ro128, v8f16, LDRQroW, LDRQroX>;
1539 def : Pat<(v8f16 (load (am_indexed128 GPR64sp:$Rn, uimm12s16:$offset))),
1699 def : Pat<(v8f16 (load (am_unscaled128 GPR64sp:$Rn, simm9:$offset))),
2012 defm : VecROStorePat<ro128, v8f16, FPR128, STRQroW, STRQroX>;
2122 def : Pat<(store (v8f16 FPR128:$Rt),
2220 def : Pat<(store (v8f16 FPR128:$Rt),
2314 def : Pat<(pre_store (v8f16 FPR128:$Rt), GPR64sp:$addr, simm9:$off),
2368 def : Pat<(post_store (v8f16 FPR128:$Rt), GPR64sp:$addr, simm9:$off),
2721 def : Pat<(v4f32 (fextend (v4f16 (extract_subvector (v8f16 V128:$Rn),
[all …]
DAArch64ISelLowering.cpp105 addQRTypeForNEON(MVT::v8f16); in AArch64TargetLowering()
357 setOperationAction(ISD::FABS, MVT::v8f16, Expand); in AArch64TargetLowering()
358 setOperationAction(ISD::FADD, MVT::v8f16, Expand); in AArch64TargetLowering()
359 setOperationAction(ISD::FCEIL, MVT::v8f16, Expand); in AArch64TargetLowering()
360 setOperationAction(ISD::FCOPYSIGN, MVT::v8f16, Expand); in AArch64TargetLowering()
361 setOperationAction(ISD::FCOS, MVT::v8f16, Expand); in AArch64TargetLowering()
362 setOperationAction(ISD::FDIV, MVT::v8f16, Expand); in AArch64TargetLowering()
363 setOperationAction(ISD::FFLOOR, MVT::v8f16, Expand); in AArch64TargetLowering()
364 setOperationAction(ISD::FMA, MVT::v8f16, Expand); in AArch64TargetLowering()
365 setOperationAction(ISD::FMUL, MVT::v8f16, Expand); in AArch64TargetLowering()
[all …]
DAArch64InstrFormats.td4459 def v8f16 : BaseSIMDThreeSameVector<1, U, {S,0b10}, {0b00,opc}, V128,
4461 [(set (v8f16 V128:$Rd), (OpNode (v8f16 V128:$Rn), (v8f16 V128:$Rm)))]>;
4481 def v8f16 : BaseSIMDThreeSameVector<1, U, {S,0b10}, {0b00,opc}, V128,
4483 [(set (v8i16 V128:$Rd), (OpNode (v8f16 V128:$Rn), (v8f16 V128:$Rm)))]>;
4503 def v8f16 : BaseSIMDThreeSameVectorTied<1, U, {S,0b10}, {0b00,opc}, V128,
4505 [(set (v8f16 V128:$dst),
4506 (OpNode (v8f16 V128:$Rd), (v8f16 V128:$Rn), (v8f16 V128:$Rm)))]>;
4855 def v8f16 : BaseSIMDTwoSameVector<1, U, {S,1}, opc, 0b11, V128,
4857 [(set (v8f16 V128:$Rd), (OpNode (v8f16 V128:$Rn)))]>;
4888 def v8f16 : BaseSIMDTwoSameVector<1, U, {S,1}, opc, 0b11, V128,
[all …]
DAArch64RegisterInfo.td404 v8f16],
410 [v16i8, v8i16, v4i32, v2i64, v4f32, v2f64, v8f16],
/external/clang/test/CodeGen/
Dbuiltins-mips-msa.c13 typedef __fp16 v8f16 __attribute__ ((vector_size(16))); typedef
44 v8f16 v8f16_a = (v8f16) {0.5, 1, 2, 3, 4, 5, 6, 7}; in test()
45 v8f16 v8f16_b = (v8f16) {1.5, 2, 3, 4, 5, 6, 7, 8}; in test()
46 v8f16 v8f16_r; in test()
/external/llvm/test/CodeGen/Mips/msa/
Dbitcast.ll56 ; are no operations for v8f16 to put in the way.
230 ; are no operations for v8f16 to put in the way.
354 ; are no operations for v8f16 to put in the way.
378 ; are no operations for v8f16 to put in the way.
401 ; are no operations for v8f16 to put in the way.
403 ; are no operations for v8f16 to put in the way.
423 ; are no operations for v8f16 to put in the way.
447 ; are no operations for v8f16 to put in the way.
471 ; are no operations for v8f16 to put in the way.
495 ; are no operations for v8f16 to put in the way.
[all …]
/external/llvm/lib/IR/
DValueTypes.cpp183 case MVT::v8f16: return "v8f16"; in getEVTString()
259 case MVT::v8f16: return VectorType::get(Type::getHalfTy(Context), 8); in getTypeForEVT()
/external/llvm/lib/Target/ARM/
DARMInstrNEON.td3280 def v8f16 : N2V<op24_23, op21_20, 0b01, op17_16, op11_7, 1, op4,
3283 [(set QPR:$Vd, (v8i16 (OpNode (v8f16 QPR:$Vm))))]>,
4126 v8f16, v8f16, fadd, 1>,
4187 v8f16, v8f16, fmul, 1>,
4195 def VMULslhq : N3VQSL16<0b01, 0b1001, "vmul", "f16", v8f16,
4310 v8f16, fmul_su, fadd_mlx>,
4324 v8f16, v4f16, fmul, fadd>,
4540 v8f16, fmul, fsub>,
4554 v8f16, v4f16, fmul, fsub>,
4628 v8f16, fmul, fadd>,
[all …]
DARMRegisterInfo.td313 def QPR : RegisterClass<"ARM", [v16i8, v8i16, v4i32, v2i64, v4f32, v2f64, v8f16], 128,
/external/llvm/lib/Target/Mips/
DMipsMSAInstrInfo.td3532 def : MSAPat<(v8f16 (load addrimm10:$addr)), (LD_H addrimm10:$addr)>;
3536 def ST_FH : MSAPat<(store (v8f16 MSA128H:$ws), addrimm10:$addr),
3564 def : MSABitconvertPat<v8i16, v8f16, MSA128H>;
3567 def : MSABitconvertPat<v8f16, v8i16, MSA128H>;
3575 def : MSABitconvertPat<v16i8, v8f16, MSA128B, [HasMSA, IsLE]>;
3588 def : MSABitconvertPat<v4i32, v8f16, MSA128W, [HasMSA, IsLE]>;
3594 def : MSABitconvertPat<v2i64, v8f16, MSA128D, [HasMSA, IsLE]>;
3600 def : MSABitconvertPat<v4f32, v8f16, MSA128W, [HasMSA, IsLE]>;
3606 def : MSABitconvertPat<v2f64, v8f16, MSA128D, [HasMSA, IsLE]>;
3663 def : MSABitconvertReverseBInHPat<v8f16, v16i8, MSA128H>;
[all …]
DMipsSEInstrInfo.cpp209 else if (RC->hasType(MVT::v8i16) || RC->hasType(MVT::v8f16)) in storeRegToStack()
282 else if (RC->hasType(MVT::v8i16) || RC->hasType(MVT::v8f16)) in loadRegFromStack()
DMipsRegisterInfo.td399 def MSA128H: RegisterClass<"Mips", [v8i16, v8f16], 128,
DMipsSEISelLowering.cpp91 addMSAFloatType(MVT::v8f16, &Mips::MSA128HRegClass); in MipsSETargetLowering()
309 if (Ty != MVT::v8f16) { in addMSAFloatType()
DMipsISelLowering.cpp3450 else if (VT == MVT::v8i16 || VT == MVT::v8f16) in getRegForInlineAsmConstraint()
/external/llvm/utils/TableGen/
DCodeGenTarget.cpp114 case MVT::v8f16: return "MVT::v8f16"; in getEnumName()
/external/llvm/include/llvm/IR/
DIntrinsics.td205 def llvm_v8f16_ty : LLVMType<v8f16>; // 8 x half (__fp16)
/external/llvm/lib/Target/AMDGPU/
DAMDGPUISelLowering.cpp225 setLoadExtAction(ISD::EXTLOAD, MVT::v8f32, MVT::v8f16, Expand); in AMDGPUTargetLowering()
230 setLoadExtAction(ISD::EXTLOAD, MVT::v8f64, MVT::v8f16, Expand); in AMDGPUTargetLowering()
235 setTruncStoreAction(MVT::v8f32, MVT::v8f16, Expand); in AMDGPUTargetLowering()