• Home
  • Raw
  • Download

Lines Matching refs:Op0

108                             unsigned Op0, bool Op0IsKill);
111 unsigned Op0, bool Op0IsKill,
115 unsigned Op0, bool Op0IsKill,
120 unsigned Op0, bool Op0IsKill,
124 unsigned Op0, bool Op0IsKill,
286 unsigned Op0, bool Op0IsKill) { in fastEmitInst_r() argument
292 Op0 = constrainOperandRegClass(II, Op0, 1); in fastEmitInst_r()
295 ResultReg).addReg(Op0, Op0IsKill * RegState::Kill)); in fastEmitInst_r()
298 .addReg(Op0, Op0IsKill * RegState::Kill)); in fastEmitInst_r()
308 unsigned Op0, bool Op0IsKill, in fastEmitInst_rr() argument
315 Op0 = constrainOperandRegClass(II, Op0, 1); in fastEmitInst_rr()
321 .addReg(Op0, Op0IsKill * RegState::Kill) in fastEmitInst_rr()
325 .addReg(Op0, Op0IsKill * RegState::Kill) in fastEmitInst_rr()
336 unsigned Op0, bool Op0IsKill, in fastEmitInst_rrr() argument
344 Op0 = constrainOperandRegClass(II, Op0, 1); in fastEmitInst_rrr()
351 .addReg(Op0, Op0IsKill * RegState::Kill) in fastEmitInst_rrr()
356 .addReg(Op0, Op0IsKill * RegState::Kill) in fastEmitInst_rrr()
368 unsigned Op0, bool Op0IsKill, in fastEmitInst_ri() argument
375 Op0 = constrainOperandRegClass(II, Op0, 1); in fastEmitInst_ri()
379 .addReg(Op0, Op0IsKill * RegState::Kill) in fastEmitInst_ri()
383 .addReg(Op0, Op0IsKill * RegState::Kill) in fastEmitInst_ri()
394 unsigned Op0, bool Op0IsKill, in fastEmitInst_rri() argument
402 Op0 = constrainOperandRegClass(II, Op0, 1); in fastEmitInst_rri()
407 .addReg(Op0, Op0IsKill * RegState::Kill) in fastEmitInst_rri()
412 .addReg(Op0, Op0IsKill * RegState::Kill) in fastEmitInst_rri()
1173 Value *Op0 = I->getOperand(0); in SelectStore() local
1186 SrcReg = getRegForValue(Op0); in SelectStore()