Home
last modified time | relevance | path

Searched refs:BITS8 (Results 1 – 4 of 4) sorted by relevance

/external/valgrind/VEX/priv/
Dhost_arm64_defs.c2643 #define BITS8(zzb7,zzb6,zzb5,zzb4,zzb3,zzb2,zzb1,zzb0) \ macro
2646 #define X00000 BITS8(0,0,0, 0,0,0,0,0)
2647 #define X00001 BITS8(0,0,0, 0,0,0,0,1)
2648 #define X00110 BITS8(0,0,0, 0,0,1,1,0)
2649 #define X00111 BITS8(0,0,0, 0,0,1,1,1)
2650 #define X01000 BITS8(0,0,0, 0,1,0,0,0)
2651 #define X10000 BITS8(0,0,0, 1,0,0,0,0)
2652 #define X11000 BITS8(0,0,0, 1,1,0,0,0)
2653 #define X11110 BITS8(0,0,0, 1,1,1,1,0)
2654 #define X11111 BITS8(0,0,0, 1,1,1,1,1)
[all …]
Dguest_arm_toIR.c248 #define BITS8(_b7,_b6,_b5,_b4,_b3,_b2,_b1,_b0) \ macro
253 (BITS8(0,0,0,(_b4),(_b3),(_b2),(_b1),(_b0)))
255 (BITS8(0,0,(_b5),(_b4),(_b3),(_b2),(_b1),(_b0)))
257 (BITS8(0,(_b6),(_b5),(_b4),(_b3),(_b2),(_b1),(_b0)))
261 | BITS8((_b7),(_b6),(_b5),(_b4),(_b3),(_b2),(_b1),(_b0)))
265 | BITS8((_b7),(_b6),(_b5),(_b4),(_b3),(_b2),(_b1),(_b0)))
8877 if (!isT && INSN(31,24) == BITS8(1,1,1,1,0,1,0,0)) { in decode_NEON_instruction()
8881 if (isT && INSN(31,24) == BITS8(1,1,1,1,1,0,0,1)) { in decode_NEON_instruction()
8883 reformatted |= (BITS8(1,1,1,1,0,1,0,0) << 24); in decode_NEON_instruction()
8962 if (BITS8(0,0,0,1,0,1,1,0) == INSNA(27,20) && in decode_V6MEDIA_instruction()
[all …]
Dguest_arm64_toIR.c201 #define BITS8(_b7,_b6,_b5,_b4,_b3,_b2,_b1,_b0) \ macro
206 (BITS8(0,0,0,(_b4),(_b3),(_b2),(_b1),(_b0)))
208 (BITS8(0,0,(_b5),(_b4),(_b3),(_b2),(_b1),(_b0)))
210 (BITS8(0,(_b6),(_b5),(_b4),(_b3),(_b2),(_b1),(_b0)))
214 | BITS8((_b7),(_b6),(_b5),(_b4),(_b3),(_b2),(_b1),(_b0)))
218 | BITS8((_b7),(_b6),(_b5),(_b4),(_b3),(_b2),(_b1),(_b0)))
2690 if (INSN(30,23) == BITS8(0,0,1,0,0,1,1,1) && INSN(21,21) == 0) { in dis_ARM64_data_processing_immediate()
2851 if (INSN(28,21) == BITS8(1,1,0,1,0,0,0,0) && INSN(15,10) == 0 ) { in dis_ARM64_data_processing_register()
2968 if (INSN(31,24) == BITS8(1,0,0,1,1,0,1,1) in dis_ARM64_data_processing_register()
3095 if (INSN(28,21) == BITS8(0,1,0,1,1,0,0,1) && INSN(12,10) <= 4) { in dis_ARM64_data_processing_register()
[all …]
Dguest_mips_toIR.c459 #define BITS8(_b7,_b6,_b5,_b4,_b3,_b2,_b1,_b0) \ macro