/external/vixl/src/vixl/a64/ |
D | instructions-a64.h | 165 Instr InstructionBits() const { in InstructionBits() function 174 return (InstructionBits() >> pos) & 1; in Bit() 178 return unsigned_bitextract_32(msb, lsb, InstructionBits()); in Bits() 187 return InstructionBits() & mask; in Mask() 510 instrbits_ = instr->InstructionBits(); in NEONFormatDecoder() 515 instrbits_ = instr->InstructionBits(); in NEONFormatDecoder() 521 instrbits_ = instr->InstructionBits(); in NEONFormatDecoder() 528 instrbits_ = instr->InstructionBits(); in NEONFormatDecoder()
|
D | simulator-a64.cc | 801 reinterpret_cast<const void*>(instr), instr->InstructionBits()); in VisitUnimplemented() 808 reinterpret_cast<const void*>(instr), instr->InstructionBits()); in VisitUnallocated()
|
/external/v8/src/mips/ |
D | constants-mips.h | 873 inline Instr InstructionBits() const { in InstructionBits() function 884 return (InstructionBits() >> nr) & 1; in Bit() 889 return (InstructionBits() >> lo) & ((2U << (hi - lo)) - 1); in Bits() 1026 return static_cast<Opcode>(InstructionBits() & kOpcodeMask); in OpcodeFieldRaw() 1032 return InstructionBits() & kRsFieldMask; in RsFieldRaw() 1037 return InstructionBits() & kRsFieldMask; in RsFieldRawNoAssert() 1043 return InstructionBits() & kRtFieldMask; in RtFieldRaw() 1048 return InstructionBits() & kRdFieldMask; in RdFieldRaw() 1052 return InstructionBits() & kSaFieldMask; in SaFieldRaw() 1056 return InstructionBits() & kFunctionFieldMask; in FunctionFieldRaw() [all …]
|
D | simulator-mips.h | 387 if (instr->InstructionBits() == nopInstr) { in BranchDelayInstructionDecode()
|
D | disasm-mips.cc | 1039 if (0x0 == static_cast<int>(instr->InstructionBits())) in DecodeTypeRegisterSPECIAL() 1689 instr->InstructionBits()); in InstructionDecode()
|
D | simulator-mips.cc | 247 sim_->break_instr_ = breakpc->InstructionBits(); in SetBreakpoint() 448 instr->InstructionBits() == rtCallRedirInstr) { in Debug() 1997 if (instr->InstructionBits() == rtCallRedirInstr) { in SoftwareInterrupt()
|
/external/v8/src/s390/ |
D | constants-s390.h | 1096 inline T InstructionBits() const { in InstructionBits() function 1097 return Instruction::InstructionBits<T>(reinterpret_cast<const byte*>(this)); in InstructionBits() 1099 inline Instr InstructionBits() const { in InstructionBits() function 1114 inline int Bit(int nr) const { return (InstructionBits() >> nr) & 1; } in Bit() 1118 return (InstructionBits() >> lo) & ((2 << (hi - lo)) - 1); in Bits() 1124 return (InstructionBits<T>() >> lo) & ((2 << (hi - lo)) - 1); in Bits() 1129 return InstructionBits() & (((2 << (hi - lo)) - 1) << lo); in BitField() 1171 static inline uint64_t InstructionBits(const byte* instr) { in InstructionBits() function 1174 return static_cast<uint64_t>(InstructionBits<TwoByteInstr>(instr)); in InstructionBits() 1176 return static_cast<uint64_t>(InstructionBits<FourByteInstr>(instr)); in InstructionBits() [all …]
|
D | assembler-s390-inl.h | 58 Instruction::InstructionBits(reinterpret_cast<const byte*>(pc_)); in apply() 149 Instruction::InstructionBits(reinterpret_cast<const byte*>(pc)); in code_target_object_handle_at() 454 Instruction::InstructionBits(reinterpret_cast<const byte*>(pc)); in target_address_at() 466 SixByteInstr instr_2 = Instruction::InstructionBits( in target_address_at() 510 Instruction::InstructionBits(reinterpret_cast<const byte*>(pc)); in set_target_address_at() 530 SixByteInstr instr_2 = Instruction::InstructionBits( in set_target_address_at()
|
D | disasm-s390.cc | 504 instr->InstructionBits<TwoByteInstr>()); in DecodeTwoByte() 576 instr->InstructionBits<FourByteInstr>()); in DecodeFourByte() 1024 instr->InstructionBits<SixByteInstr>()); in DecodeSixByte()
|
D | assembler-s390.h | 1265 return Instruction::InstructionBits(buffer_ + pos); in instr_at() 1278 return Instruction::InstructionBits(pc); in instr_at()
|
D | simulator-s390.cc | 185 sim_->break_instr_ = break_pc->InstructionBits(); in SetBreakpoint() 273 ->InstructionBits() == 0x7d821008) { in Debug() 319 ->InstructionBits() == 0x7d821008) { in Debug() 2702 SixByteInstr the_instr = Instruction::InstructionBits( in DecodeFourByte() 6714 SixByteInstr the_instr = Instruction::InstructionBits( in EVALUATE()
|
/external/v8/src/mips64/ |
D | constants-mips64.h | 906 inline Instr InstructionBits() const { in InstructionBits() function 917 return (InstructionBits() >> nr) & 1; in Bit() 922 return (InstructionBits() >> lo) & ((2U << (hi - lo)) - 1); in Bits() 1077 return static_cast<Opcode>(InstructionBits() & kOpcodeMask); in OpcodeFieldRaw() 1083 return InstructionBits() & kRsFieldMask; in RsFieldRaw() 1088 return InstructionBits() & kRsFieldMask; in RsFieldRawNoAssert() 1094 return InstructionBits() & kRtFieldMask; in RtFieldRaw() 1099 return InstructionBits() & kRdFieldMask; in RdFieldRaw() 1103 return InstructionBits() & kSaFieldMask; in SaFieldRaw() 1107 return InstructionBits() & kFunctionFieldMask; in FunctionFieldRaw() [all …]
|
D | simulator-mips64.h | 401 if (instr->InstructionBits() == nopInstr) { in BranchDelayInstructionDecode()
|
D | disasm-mips64.cc | 1138 if (0x0 == static_cast<int>(instr->InstructionBits())) in DecodeTypeRegisterSPECIAL() 1921 instr->InstructionBits()); in InstructionDecode()
|
D | simulator-mips64.cc | 234 sim_->break_instr_ = breakpc->InstructionBits(); in SetBreakpoint() 418 instr->InstructionBits() == rtCallRedirInstr) { in Debug() 2006 if (instr->InstructionBits() == rtCallRedirInstr) { in SoftwareInterrupt()
|
/external/v8/src/arm/ |
D | constants-arm.h | 471 inline Instr InstructionBits() const { in InstructionBits() function 482 return (InstructionBits() >> nr) & 1; in Bit() 487 return (InstructionBits() >> lo) & ((2 << (hi - lo)) - 1); in Bits() 492 return InstructionBits() & (((2 << (hi - lo)) - 1) << lo); in BitField() 622 inline int SImmed24Value() const { return ((InstructionBits() << 8) >> 8); } in SImmed24Value()
|
D | disasm-arm.cc | 543 reinterpret_cast<byte*>(instr->InstructionBits() & 0x0fffffff); in FormatOption() 1983 instr->InstructionBits()); in InstructionDecode() 2000 " (0x%08x)", target->InstructionBits()); in InstructionDecode()
|
D | simulator-arm.cc | 202 sim_->break_instr_ = breakpc->InstructionBits(); in SetBreakpoint() 2394 PrintF("%08x\n", instr->InstructionBits()); in DecodeType01()
|
/external/v8/src/ppc/ |
D | constants-ppc.h | 505 inline Instr InstructionBits() const { in InstructionBits() function 515 inline int Bit(int nr) const { return (InstructionBits() >> nr) & 1; } in Bit() 519 return (InstructionBits() >> lo) & ((2 << (hi - lo)) - 1); in Bits() 524 return InstructionBits() & (((2 << (hi - lo)) - 1) << lo); in BitField()
|
D | disasm-ppc.cc | 1083 instr->InstructionBits()); in InstructionDecode() 1085 if (ABI_USES_FUNCTION_DESCRIPTORS && instr->InstructionBits() == 0) { in InstructionDecode()
|
D | simulator-ppc.cc | 187 sim_->break_instr_ = break_pc->InstructionBits(); in SetBreakpoint() 279 ->InstructionBits() == 0x7d821008) { in Debug() 303 ->InstructionBits() == 0x7d821008) { in Debug() 2765 PrintF("Unimplemented: %08x\n", instr->InstructionBits()); in ExecuteExt2_5bit()
|
/external/v8/src/arm64/ |
D | instructions-arm64.h | 99 V8_INLINE Instr InstructionBits() const { in InstructionBits() function 108 return (InstructionBits() >> pos) & 1; in Bit() 112 return unsigned_bitextract_32(msb, lsb, InstructionBits()); in Bits() 121 return InstructionBits() & mask; in Mask()
|
D | disasm-arm64.cc | 1741 reinterpret_cast<uint64_t>(instr), instr->InstructionBits(), in ProcessOutput() 1806 instr->InstructionBits(), GetOutput()); in ProcessOutput()
|
D | simulator-arm64.cc | 1320 reinterpret_cast<void*>(instr), instr->InstructionBits()); in VisitUnimplemented() 1327 reinterpret_cast<void*>(instr), instr->InstructionBits()); in VisitUnallocated()
|
/external/vixl/examples/ |
D | non-const-visitor.h | 46 Instr instr_bits = mutable_instr->InstructionBits(); in VisitAddSubShifted()
|