Home
last modified time | relevance | path

Searched refs:SDNode (Results 1 – 25 of 168) sorted by relevance

1234567

/external/llvm/lib/CodeGen/SelectionDAG/
DLegalizeTypes.h94 bool IgnoreNodeResults(SDNode *N) const { in IgnoreNodeResults()
138 SmallVector<SDNode*, 128> Worklist;
153 void NoteDeletion(SDNode *Old, SDNode *New) { in NoteDeletion()
163 SDNode *AnalyzeNewNode(SDNode *N);
165 void ExpungeNode(SDNode *N);
173 bool CustomLowerNode(SDNode *N, EVT VT, bool LegalizeResult);
174 bool CustomWidenLowerNode(SDNode *N, EVT VT);
179 SDValue DisintegrateMERGE_VALUES(SDNode *N, unsigned ResNo);
183 SDValue LibCallify(RTLIB::Libcall LC, SDNode *N, bool isSigned);
186 SDNode *Node, bool isSigned);
[all …]
DSelectionDAGPrinter.cpp44 return ((const SDNode *) Node)->getNumValues(); in numEdgeDestLabels()
48 return ((const SDNode *) Node)->getValueType(i).getEVTString(); in getEdgeDestLabel()
53 return itostr(I - SDNodeIterator::begin((const SDNode *) Node)); in getEdgeSourceLabel()
69 SDNode *TargetNode = *I; in getEdgeTarget()
83 static std::string getNodeIdentifierLabel(const SDNode *Node, in getNodeIdentifierLabel()
110 static std::string getSimpleNodeLabel(const SDNode *Node, in getSimpleNodeLabel()
119 std::string getNodeLabel(const SDNode *Node, const SelectionDAG *Graph);
120 static std::string getNodeAttributes(const SDNode *N, in getNodeAttributes()
144 std::string DOTGraphTraits<SelectionDAG*>::getNodeLabel(const SDNode *Node, in getNodeLabel()
184 void SelectionDAG::setGraphAttrs(const SDNode *N, const char *Attrs) { in setGraphAttrs()
[all …]
DInstrEmitter.h41 void EmitCopyFromReg(SDNode *Node, unsigned ResNo,
48 unsigned getDstOfOnlyCopyToRegUse(SDNode *Node,
51 void CreateVirtualRegisters(SDNode *Node,
91 void EmitSubregNode(SDNode *Node, DenseMap<SDValue, unsigned> &VRBaseMap,
98 void EmitCopyToRegClassNode(SDNode *Node,
103 void EmitRegSequence(SDNode *Node, DenseMap<SDValue, unsigned> &VRBaseMap,
109 static unsigned CountResults(SDNode *Node);
118 void EmitNode(SDNode *Node, bool IsClone, bool IsCloned, in EmitNode()
137 void EmitMachineNode(SDNode *Node, bool IsClone, bool IsCloned,
139 void EmitSpecialNode(SDNode *Node, bool IsClone, bool IsCloned,
DScheduleDAGSDNodes.cpp68 SUnit *ScheduleDAGSDNodes::newSUnit(SDNode *N) { in newSUnit()
110 static void CheckForPhysRegDependency(SDNode *Def, SDNode *User, unsigned Op, in CheckForPhysRegDependency()
140 static void CloneNodeWithValues(SDNode *N, SelectionDAG *DAG, ArrayRef<EVT> VTs, in CloneNodeWithValues()
163 static bool AddGlue(SDNode *N, SDValue Glue, bool AddGlue, SelectionDAG *DAG) { in AddGlue()
164 SDNode *GlueDestNode = Glue.getNode(); in AddGlue()
188 static void RemoveUnusedGlue(SDNode *N, SelectionDAG *DAG) { in RemoveUnusedGlue()
202 void ScheduleDAGSDNodes::ClusterNeighboringLoads(SDNode *Node) { in ClusterNeighboringLoads()
203 SDNode *Chain = nullptr; in ClusterNeighboringLoads()
212 SmallPtrSet<SDNode*, 16> Visited; in ClusterNeighboringLoads()
214 DenseMap<long long, SDNode*> O2SMap; // Map from offset to SDNode. in ClusterNeighboringLoads()
[all …]
DLegalizeFloatTypes.cpp49 bool DAGTypeLegalizer::SoftenFloatResult(SDNode *N, unsigned ResNo) { in SoftenFloatResult()
126 SDValue DAGTypeLegalizer::SoftenFloatRes_BITCAST(SDNode *N, unsigned ResNo) { in SoftenFloatRes_BITCAST()
132 SDValue DAGTypeLegalizer::SoftenFloatRes_MERGE_VALUES(SDNode *N, in SoftenFloatRes_MERGE_VALUES()
138 SDValue DAGTypeLegalizer::SoftenFloatRes_BUILD_PAIR(SDNode *N) { in SoftenFloatRes_BUILD_PAIR()
147 SDValue DAGTypeLegalizer::SoftenFloatRes_ConstantFP(SDNode *N, unsigned ResNo) { in SoftenFloatRes_ConstantFP()
157 SDValue DAGTypeLegalizer::SoftenFloatRes_EXTRACT_VECTOR_ELT(SDNode *N) { in SoftenFloatRes_EXTRACT_VECTOR_ELT()
164 SDValue DAGTypeLegalizer::SoftenFloatRes_FABS(SDNode *N, unsigned ResNo) { in SoftenFloatRes_FABS()
179 SDValue DAGTypeLegalizer::SoftenFloatRes_FMINNUM(SDNode *N) { in SoftenFloatRes_FMINNUM()
192 SDValue DAGTypeLegalizer::SoftenFloatRes_FMAXNUM(SDNode *N) { in SoftenFloatRes_FMAXNUM()
205 SDValue DAGTypeLegalizer::SoftenFloatRes_FADD(SDNode *N) { in SoftenFloatRes_FADD()
[all …]
DScheduleDAGSDNodes.h55 static bool isPassiveNode(SDNode *Node) { in isPassiveNode()
76 SUnit *newSUnit(SDNode *N);
97 virtual void computeOperandLatency(SDNode *Def, SDNode *Use,
130 const SDNode *Node;
144 const SDNode *GetNode() const { in GetNode()
166 void ClusterNeighboringLoads(SDNode *Node);
DScheduleDAGFast.cpp217 SDNode *N = SU->getNode(); in CopyAndMoveSuccessors()
237 SmallVector<SDNode*, 2> NewNodes; in CopyAndMoveSuccessors()
245 SDNode *LoadNode = NewNodes[0]; in CopyAndMoveSuccessors()
391 SUnit *CopyFromSU = newSUnit(static_cast<SDNode *>(nullptr)); in InsertCopiesAndMoveSuccs()
395 SUnit *CopyToSU = newSUnit(static_cast<SDNode *>(nullptr)); in InsertCopiesAndMoveSuccs()
433 static MVT getPhysicalRegisterVT(SDNode *N, unsigned Reg, in getPhysicalRegisterVT()
490 for (SDNode *Node = SU->getNode(); Node; Node = Node->getGluedNode()) { in DelayForLiveRegsBottomUp()
661 std::vector<SDNode*> Sequence;
662 DenseMap<SDNode*, SDNode*> GluedMap; // Cache glue to its user
664 void ScheduleNode(SDNode *N);
[all …]
DSelectionDAG.cpp65 void SelectionDAG::DAGUpdateListener::NodeDeleted(SDNode*, SDNode*) {} in NodeDeleted() argument
66 void SelectionDAG::DAGUpdateListener::NodeUpdated(SDNode*) {} in NodeUpdated() argument
99 bool ISD::isBuildVectorAllOnes(const SDNode *N) { in isBuildVectorAllOnes()
147 bool ISD::isBuildVectorAllZeros(const SDNode *N) { in isBuildVectorAllZeros()
186 bool ISD::isBuildVectorOfConstantSDNodes(const SDNode *N) { in isBuildVectorOfConstantSDNodes()
201 bool ISD::isBuildVectorOfConstantFPSDNodes(const SDNode *N) { in isBuildVectorOfConstantFPSDNodes()
216 bool ISD::allOperandsUndef(const SDNode *N) { in allOperandsUndef()
392 static void AddNodeIDFlags(FoldingSetNodeID &ID, const SDNode *N) { in AddNodeIDFlags()
404 static void AddNodeIDCustom(FoldingSetNodeID &ID, const SDNode *N) { in AddNodeIDCustom()
540 static void AddNodeIDNode(FoldingSetNodeID &ID, const SDNode *N) { in AddNodeIDNode()
[all …]
/external/llvm/lib/Target/NVPTX/
DNVPTXISelDAGToDAG.h57 SDNode *Select(SDNode *N) override;
58 SDNode *SelectIntrinsicNoChain(SDNode *N);
59 SDNode *SelectIntrinsicChain(SDNode *N);
60 SDNode *SelectTexSurfHandle(SDNode *N);
61 SDNode *SelectLoad(SDNode *N);
62 SDNode *SelectLoadVector(SDNode *N);
63 SDNode *SelectLDGLDU(SDNode *N);
64 SDNode *SelectStore(SDNode *N);
65 SDNode *SelectStoreVector(SDNode *N);
66 SDNode *SelectLoadParam(SDNode *N);
[all …]
/external/llvm/lib/Target/AMDGPU/
DAMDGPUInstrInfo.td48 def AMDGPUdwordaddr : SDNode<"AMDGPUISD::DWORDADDR", SDTIntUnaryOp>;
50 def AMDGPUcos : SDNode<"AMDGPUISD::COS_HW", SDTFPUnaryOp>;
51 def AMDGPUsin : SDNode<"AMDGPUISD::SIN_HW", SDTFPUnaryOp>;
54 def AMDGPUfract : SDNode<"AMDGPUISD::FRACT", SDTFPUnaryOp>;
57 def AMDGPUrcp : SDNode<"AMDGPUISD::RCP", SDTFPUnaryOp>;
60 def AMDGPUrsq : SDNode<"AMDGPUISD::RSQ", SDTFPUnaryOp>;
63 def AMDGPUrsq_legacy : SDNode<"AMDGPUISD::RSQ_LEGACY", SDTFPUnaryOp>;
66 def AMDGPUrsq_clamped : SDNode<"AMDGPUISD::RSQ_CLAMPED", SDTFPUnaryOp>;
68 def AMDGPUldexp : SDNode<"AMDGPUISD::LDEXP", AMDGPULdExpOp>;
70 def AMDGPUfp_class : SDNode<"AMDGPUISD::FP_CLASS", AMDGPUFPClassOp>;
[all …]
DSIISelLowering.h50 SDValue performUCharToFloatCombine(SDNode *N,
52 SDValue performSHLPtrCombine(SDNode *N,
55 SDValue performAndCombine(SDNode *N, DAGCombinerInfo &DCI) const;
56 SDValue performOrCombine(SDNode *N, DAGCombinerInfo &DCI) const;
57 SDValue performClassCombine(SDNode *N, DAGCombinerInfo &DCI) const;
59 SDValue performMin3Max3Combine(SDNode *N, DAGCombinerInfo &DCI) const;
60 SDValue performSetCCCombine(SDNode *N, DAGCombinerInfo &DCI) const;
83 bool isMemOpUniform(const SDNode *N) const;
106 SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &DCI) const override;
107 SDNode *PostISelFolding(MachineSDNode *N, SelectionDAG &DAG) const override;
[all …]
/external/llvm/include/llvm/CodeGen/
DSelectionDAGISel.h80 virtual SDNode *Select(SDNode *N) = 0;
95 virtual bool IsProfitableToFold(SDValue N, SDNode *U, SDNode *Root) const;
101 static bool IsLegalToFold(SDValue N, SDNode *U, SDNode *Root,
195 void ReplaceUses(SDNode *F, SDNode *T) { in ReplaceUses()
225 virtual bool CheckNodePredicate(SDNode *N, unsigned PredNo) const { in CheckNodePredicate()
229 virtual bool CheckComplexPattern(SDNode *Root, SDNode *Parent, SDValue N, in CheckComplexPattern()
231 SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) { in CheckComplexPattern()
239 SDNode *SelectCodeCommon(SDNode *NodeToMatch,
252 SDNode *Select_INLINEASM(SDNode *N);
253 SDNode *Select_READ_REGISTER(SDNode *N);
[all …]
DSelectionDAG.h83 template<> struct ilist_traits<SDNode> : public ilist_default_traits<SDNode> {
85 mutable ilist_half_node<SDNode> Sentinel;
87 SDNode *createSentinel() const {
88 return static_cast<SDNode*>(&Sentinel);
90 static void destroySentinel(SDNode *) {}
92 SDNode *provideInitialHead() const { return createSentinel(); }
93 SDNode *ensureHead(SDNode*) const { return createSentinel(); }
94 static void noteHead(SDNode*, SDNode*) {}
96 static void deleteNode(SDNode *) {
100 static void createNode(const SDNode &);
[all …]
DSelectionDAGNodes.h46 class SDNode; variable
54 void checkForCycles(const SDNode *N, const SelectionDAG *DAG = nullptr,
71 bool isBuildVectorAllOnes(const SDNode *N);
75 bool isBuildVectorAllZeros(const SDNode *N);
79 bool isBuildVectorOfConstantSDNodes(const SDNode *N);
83 bool isBuildVectorOfConstantFPSDNodes(const SDNode *N);
87 bool allOperandsUndef(const SDNode *N);
104 SDNode *Node; // The node defining the value we are using.
108 SDValue(SDNode *node, unsigned resno);
114 SDNode *getNode() const { return Node; }
[all …]
/external/llvm/lib/Target/X86/
DX86InstrFragmentsSIMD.td19 def MMX_X86movd2w : SDNode<"X86ISD::MMX_MOVD2W", SDTypeProfile<1, 1,
22 def MMX_X86movw2d : SDNode<"X86ISD::MMX_MOVW2D", SDTypeProfile<1, 1,
44 def X86fmin : SDNode<"X86ISD::FMIN", SDTFPBinOp>;
45 def X86fmax : SDNode<"X86ISD::FMAX", SDTFPBinOp>;
48 def X86fminc : SDNode<"X86ISD::FMINC", SDTFPBinOp,
50 def X86fmaxc : SDNode<"X86ISD::FMAXC", SDTFPBinOp,
53 def X86fand : SDNode<"X86ISD::FAND", SDTFPBinOp,
55 def X86for : SDNode<"X86ISD::FOR", SDTFPBinOp,
57 def X86fxor : SDNode<"X86ISD::FXOR", SDTFPBinOp,
59 def X86fandn : SDNode<"X86ISD::FANDN", SDTFPBinOp,
[all …]
/external/llvm/lib/Target/SystemZ/
DSystemZOperators.td146 def callseq_start : SDNode<"ISD::CALLSEQ_START", SDT_CallSeqStart,
148 def callseq_end : SDNode<"ISD::CALLSEQ_END", SDT_CallSeqEnd,
151 def global_offset_table : SDNode<"ISD::GLOBAL_OFFSET_TABLE", SDTPtrLeaf>;
154 def z_retflag : SDNode<"SystemZISD::RET_FLAG", SDTNone,
156 def z_call : SDNode<"SystemZISD::CALL", SDT_ZCall,
159 def z_sibcall : SDNode<"SystemZISD::SIBCALL", SDT_ZCall,
162 def z_tls_gdcall : SDNode<"SystemZISD::TLS_GDCALL", SDT_ZCall,
165 def z_tls_ldcall : SDNode<"SystemZISD::TLS_LDCALL", SDT_ZCall,
168 def z_pcrel_wrapper : SDNode<"SystemZISD::PCREL_WRAPPER", SDT_ZWrapPtr, []>;
169 def z_pcrel_offset : SDNode<"SystemZISD::PCREL_OFFSET",
[all …]
/external/llvm/include/llvm/Target/
DTargetSelectionDAG.td47 // SDTCisVTSmallerThanOp - The specified operand is a VT SDNode, and its type is
308 class SDNode<string opcode, SDTypeProfile typeprof,
309 list<SDNodeProperty> props = [], string sdclass = "SDNode">
323 def imm : SDNode<"ISD::Constant" , SDTIntLeaf , [], "ConstantSDNode">;
324 def timm : SDNode<"ISD::TargetConstant",SDTIntLeaf, [], "ConstantSDNode">;
325 def fpimm : SDNode<"ISD::ConstantFP", SDTFPLeaf , [], "ConstantFPSDNode">;
326 def vt : SDNode<"ISD::VALUETYPE" , SDTOther , [], "VTSDNode">;
327 def bb : SDNode<"ISD::BasicBlock", SDTOther , [], "BasicBlockSDNode">;
328 def cond : SDNode<"ISD::CONDCODE" , SDTOther , [], "CondCodeSDNode">;
329 def undef : SDNode<"ISD::UNDEF" , SDTUNDEF , []>;
[all …]
/external/llvm/lib/Target/Hexagon/
DHexagonISelDAGToDAG.cpp75 SDNode *Select(SDNode *N) override;
87 SDNode *SelectFrameIndex(SDNode *N);
93 SDNode *SelectLoad(SDNode *N);
94 SDNode *SelectBaseOffsetLoad(LoadSDNode *LD, SDLoc dl);
95 SDNode *SelectIndexedLoad(LoadSDNode *LD, SDLoc dl);
96 SDNode *SelectIndexedLoadZeroExtend64(LoadSDNode *LD, unsigned Opcode,
98 SDNode *SelectIndexedLoadSignExtend64(LoadSDNode *LD, unsigned Opcode,
100 SDNode *SelectBaseOffsetStore(StoreSDNode *ST, SDLoc dl);
101 SDNode *SelectIndexedStore(StoreSDNode *ST, SDLoc dl);
102 SDNode *SelectStore(SDNode *N);
[all …]
/external/llvm/lib/Target/Mips/
DMips16ISelDAGToDAG.h26 std::pair<SDNode*, SDNode*> selectMULT(SDNode *N, unsigned Opc, SDLoc DL,
33 void getMips16SPRefReg(SDNode *Parent, SDValue &AliasReg);
35 bool selectAddr16(SDNode *Parent, SDValue N, SDValue &Base,
38 std::pair<bool, SDNode*> selectNode(SDNode *Node) override;
DMipsISelDAGToDAG.h45 SDNode *getGlobalBaseReg();
83 virtual bool selectAddr16(SDNode *Parent, SDValue N, SDValue &Base,
87 virtual bool selectVSplat(SDNode *N, APInt &Imm,
117 SDNode *Select(SDNode *N) override;
119 virtual std::pair<bool, SDNode*> selectNode(SDNode *Node) = 0;
122 inline SDValue getImm(const SDNode *Node, uint64_t Imm) { in getImm()
DMips16ISelDAGToDAG.cpp46 std::pair<SDNode*, SDNode*>
47 Mips16DAGToDAGISel::selectMULT(SDNode *N, unsigned Opc, SDLoc DL, EVT Ty, in selectMULT()
49 SDNode *Lo = nullptr, *Hi = nullptr; in selectMULT()
50 SDNode *Mul = CurDAG->getMachineNode(Opc, DL, MVT::Glue, N->getOperand(0), in selectMULT()
127 void Mips16DAGToDAGISel::getMips16SPRefReg(SDNode *Parent, SDValue &AliasReg) { in getMips16SPRefReg()
164 SDNode *Parent, SDValue Addr, SDValue &Base, SDValue &Offset, in selectAddr16()
245 std::pair<bool, SDNode*> Mips16DAGToDAGISel::selectNode(SDNode *Node) { in selectNode()
284 SDNode *Carry = CurDAG->getMachineNode(Sltu_op, DL, VT, Ops); in selectNode()
286 SDNode *AddCarry = CurDAG->getMachineNode(Addu_op, DL, VT, in selectNode()
289 SDNode *Result = CurDAG->SelectNodeTo(Node, MOp, VT, MVT::Glue, LHS, in selectNode()
[all …]
DMipsSEISelDAGToDAG.h37 std::pair<SDNode*, SDNode*> selectMULT(SDNode *N, unsigned Opc, SDLoc dl,
40 SDNode *selectAddESubE(unsigned MOp, SDValue InFlag, SDValue CmpLHS,
41 SDLoc DL, SDNode *Node) const;
81 bool selectVSplat(SDNode *N, APInt &Imm,
114 std::pair<bool, SDNode*> selectNode(SDNode *Node) override;
/external/llvm/lib/Target/MSP430/
DMSP430ISelDAGToDAG.cpp114 SDNode *Select(SDNode *N) override;
115 SDNode *SelectIndexedLoad(SDNode *Op);
116 SDNode *SelectIndexedBinOp(SDNode *Op, SDValue N1, SDValue N2,
327 SDNode *MSP430DAGToDAGISel::SelectIndexedLoad(SDNode *N) { in SelectIndexedLoad()
351 SDNode *MSP430DAGToDAGISel::SelectIndexedBinOp(SDNode *Op, in SelectIndexedBinOp()
366 SDNode *ResNode = in SelectIndexedBinOp()
380 SDNode *MSP430DAGToDAGISel::Select(SDNode *Node) { in Select()
411 if (SDNode *ResNode = SelectIndexedLoad(Node)) in Select()
416 if (SDNode *ResNode = in Select()
421 else if (SDNode *ResNode = in Select()
[all …]
/external/mesa3d/src/gallium/drivers/radeon/
DAMDGPUInstrInfo.td30 def AMDGPUbitalign : SDNode<"AMDGPUISD::BITALIGN", AMDGPUDTIntTernaryOp>;
33 def AMDGPUfract : SDNode<"AMDGPUISD::FRACT", SDTFPUnaryOp>;
36 def AMDGPUfmax : SDNode<"AMDGPUISD::FMAX", SDTFPBinOp,
41 def AMDGPUsmax : SDNode<"AMDGPUISD::SMAX", SDTIntBinOp,
46 def AMDGPUumax : SDNode<"AMDGPUISD::UMAX", SDTIntBinOp,
51 def AMDGPUfmin : SDNode<"AMDGPUISD::FMIN", SDTFPBinOp,
56 def AMDGPUsmin : SDNode<"AMDGPUISD::SMIN", SDTIntBinOp,
61 def AMDGPUumin : SDNode<"AMDGPUISD::UMIN", SDTIntBinOp,
69 def AMDGPUurecip : SDNode<"AMDGPUISD::URECIP", SDTIntUnaryOp>;
/external/llvm/test/CodeGen/X86/
Dmisched-aa-colored.ll8 %"class.llvm::SDNode.10.610.970.1930.2050.2290.4090" = type { %"class.llvm::FoldingSetImpl::Node.0.…
10 …lass.llvm::ilist_half_node.1.601.961.1921.2041.2281.4081", %"class.llvm::SDNode.10.610.970.1930.20…
11 %"class.llvm::ilist_half_node.1.601.961.1921.2041.2281.4081" = type { %"class.llvm::SDNode.10.610.9…
14 …pe { %"class.llvm::SDValue.3.603.963.1923.2043.2283.4083", %"class.llvm::SDNode.10.610.970.1930.20…
15 %"class.llvm::SDValue.3.603.963.1923.2043.2283.4083" = type { %"class.llvm::SDNode.10.610.970.1930.…
17 …ss.llvm::LLVMContext.6.606.966.1926.2046.2286.4086"*, i32, %"class.llvm::SDNode.10.610.970.1930.20…
62 …truct.llvm::ilist_traits.53.653.1013.1973.2093.2333.4133", %"class.llvm::SDNode.10.610.970.1930.20…
85 %"struct.std::pair.40.77.677.1037.1997.2117.2357.4157" = type { %"class.llvm::SDNode.10.610.970.193…
90 …SDNode *, std::pair<const llvm::SDNode *const, std::basic_string<char> >, std::_Select1st<std::pai…
91 …SDNode *, std::pair<const llvm::SDNode *const, std::basic_string<char> >, std::_Select1st<std::pai…
[all …]

1234567