Home
last modified time | relevance | path

Searched refs:SETOEQ (Results 1 – 25 of 27) sorted by relevance

12

/external/llvm/include/llvm/CodeGen/
DISDOpcodes.h844 SETOEQ, // 0 0 0 1 True if ordered and equal enumerator
/external/mesa3d/src/gallium/drivers/radeon/
DAMDGPUInstructions.td39 case ISD::SETOEQ: case ISD::SETUEQ:
DR600ISelLowering.cpp448 case ISD::SETOEQ: in LowerSELECT_CC()
/external/llvm/lib/CodeGen/
DAnalysis.cpp166 case FCmpInst::FCMP_OEQ: return ISD::SETOEQ; in getFCmpCondCode()
187 case ISD::SETOEQ: case ISD::SETUEQ: return ISD::SETEQ; in getFCmpCodeWithoutNaN()
/external/llvm/lib/Target/WebAssembly/
DWebAssemblyInstrFloat.td54 defm EQ : ComparisonFP<SETOEQ, "eq ">;
/external/llvm/lib/CodeGen/SelectionDAG/
DSelectionDAGDumper.cpp330 case ISD::SETOEQ: return "setoeq"; in getOperationName()
DTargetLowering.cpp135 case ISD::SETOEQ: in softenSetCCOperands()
1830 if (Cond == ISD::SETOEQ && in SimplifySetCC()
1843 if (Cond == ISD::SETOEQ && in SimplifySetCC()
DLegalizeDAG.cpp1845 assert(TLI.getCondCodeAction(ISD::SETOEQ, OpVT) in LegalizeSetCCCondCode()
1848 CC1 = ISD::SETOEQ; CC2 = ISD::SETOEQ; Opc = ISD::AND; break; in LegalizeSetCCCondCode()
1854 case ISD::SETOEQ: in LegalizeSetCCCondCode()
DSelectionDAG.cpp334 case ISD::SETOEQ: // SETEQ & SETU[LG]E in getSetCCAndOperation()
1933 case ISD::SETOEQ: in FoldSetCC()
1975 case ISD::SETOEQ: return getConstant(R==APFloat::cmpEqual, dl, VT); in FoldSetCC()
DLegalizeFloatTypes.cpp1533 LHSHi, RHSHi, ISD::SETOEQ); in FloatExpandSetCCOperands()
/external/llvm/lib/Target/PowerPC/
DPPCISelDAGToDAG.cpp2100 case ISD::SETOEQ: in getPredicateForSetCC()
2131 case ISD::SETOEQ: in getCRIdxForSetCC()
2174 case ISD::SETUNE: CC = ISD::SETOEQ; Negate = true; break; in getVCmpInst()
2182 case ISD::SETOEQ: in getVCmpInst()
DPPCInstrQPX.td484 (setcc v4f64:$FRA, v4f64:$FRB, SETOEQ))]>;
489 (setcc v4f32:$FRA, v4f32:$FRB, SETOEQ))]>;
DPPCInstrInfo.td3208 def : Pat<(i1 (setcc f32:$s1, f32:$s2, SETOEQ)),
3239 def : Pat<(i1 (setcc f64:$s1, f64:$s2, SETOEQ)),
/external/llvm/lib/Target/AMDGPU/
DAMDGPUInstructions.td71 [{return N->get() == ISD::SETOEQ || N->get() == ISD::SETEQ;}]
DSIISelLowering.cpp1968 if (CC == ISD::SETOEQ && LHS.getOpcode() == ISD::FABS) { in performSetCCCombine()
DAMDGPUISelLowering.cpp1101 case ISD::SETOEQ: in CombineFMinMaxLegacy()
/external/llvm/include/llvm/Target/
DTargetSelectionDAG.td579 def SETOEQ : CondCode; def SETOGT : CondCode;
949 (setcc node:$lhs, node:$rhs, SETOEQ)>;
/external/llvm/lib/Target/NVPTX/
DNVPTXVector.td950 (setcc node:$lhs, node:$rhs, SETOEQ)>;
/external/llvm/lib/Target/ARM/
DARMISelLowering.cpp1335 case ISD::SETOEQ: CondCode = ARMCC::EQ; break; in FPCCToARMCC()
3762 if (CC == ISD::SETOEQ) in OptimizeVFPBrcond()
3827 (CC == ISD::SETEQ || CC == ISD::SETOEQ || in LowerBR_CC()
4632 case ISD::SETOEQ: in LowerVSETCC()
/external/llvm/lib/Target/Mips/
DMipsMSAInstrInfo.td159 def vfsetoeq_v4f32 : vfsetcc_type<v4i32, v4f32, SETOEQ>;
160 def vfsetoeq_v2f64 : vfsetcc_type<v2i64, v2f64, SETOEQ>;
DMipsSEISelLowering.cpp1802 Op->getOperand(2), ISD::SETOEQ); in lowerINTRINSIC_WO_CHAIN()
DMipsISelLowering.cpp511 case ISD::SETOEQ: return Mips::FCOND_OEQ; in condCodeToFCC()
/external/llvm/lib/Target/Hexagon/
DHexagonISelLowering.cpp1870 {ISD::SETOEQ, ISD::SETOGT, ISD::SETOLT, ISD::SETOGE, ISD::SETOLE, in HexagonTargetLowering()
/external/llvm/lib/Target/Sparc/
DSparcISelLowering.cpp1402 case ISD::SETOEQ: return SPCC::FCC_E; in FPCondCCodeToFCC()
/external/llvm/lib/Target/X86/
DX86ISelLowering.cpp153 setCondCodeAction(ISD::SETOEQ, MVT::f32, Expand); in X86TargetLowering()
154 setCondCodeAction(ISD::SETOEQ, MVT::f64, Expand); in X86TargetLowering()
155 setCondCodeAction(ISD::SETOEQ, MVT::f80, Expand); in X86TargetLowering()
4131 case ISD::SETOEQ: in TranslateX86CC()
14215 case ISD::SETOEQ: in translateX86FSETCC()
15638 cast<CondCodeSDNode>(Cond.getOperand(2))->get() == ISD::SETOEQ) { in LowerBRCOND()

12