/external/clang/test/FixIt/ |
D | fixit.cpp | 276 struct Shr { struct 277 template<typename T> Shr(T); 289 (Shr)&t<S<int>>>>=p; // expected-error {{use '> >'}} in g()
|
/external/llvm/lib/Transforms/InstCombine/ |
D | InstCombineSimplifyDemanded.cpp | 559 Instruction *Shr = cast<Instruction>(I->getOperand(0)); in SimplifyDemandedUseBits() local 560 Value *R = SimplifyShrShlDemandedBits(Shr, I, DemandedMask, in SimplifyDemandedUseBits() 804 Value *InstCombiner::SimplifyShrShlDemandedBits(Instruction *Shr, in SimplifyShrShlDemandedBits() argument 808 const APInt &ShrOp1 = cast<ConstantInt>(Shr->getOperand(1))->getValue(); in SimplifyShrShlDemandedBits() 812 Value *VarX = Shr->getOperand(0); in SimplifyShrShlDemandedBits() 828 bool isLshr = (Shr->getOpcode() == Instruction::LShr); in SimplifyShrShlDemandedBits() 844 if (!Shr->hasOneUse()) in SimplifyShrShlDemandedBits() 858 if (cast<BinaryOperator>(Shr)->isExact()) in SimplifyShrShlDemandedBits()
|
D | InstCombineCompares.cpp | 1016 Instruction *InstCombiner::FoldICmpShrCst(ICmpInst &ICI, BinaryOperator *Shr, in FoldICmpShrCst() argument 1031 if (ICI.isSigned() != (Shr->getOpcode() == Instruction::AShr)) in FoldICmpShrCst() 1037 if (Shr->getOpcode() == Instruction::AShr && in FoldICmpShrCst() 1038 (!Shr->isExact() || ShAmtVal == TypeBits - 1)) in FoldICmpShrCst() 1042 Worklist.Add(Shr); in FoldICmpShrCst() 1045 ConstantInt::get(Shr->getType(), APInt::getOneBitSet(TypeBits, ShAmtVal)); in FoldICmpShrCst() 1048 Shr->getOpcode() == Instruction::AShr ? in FoldICmpShrCst() 1049 Builder->CreateSDiv(Shr->getOperand(0), DivCst, "", Shr->isExact()) : in FoldICmpShrCst() 1050 Builder->CreateUDiv(Shr->getOperand(0), DivCst, "", Shr->isExact()); in FoldICmpShrCst() 1072 if (Shr->getOpcode() == Instruction::LShr) in FoldICmpShrCst() [all …]
|
/external/clang/include/clang/AST/ |
D | StmtVisitor.h | 126 BINOP_FALLBACK(Shr) in BINOP_FALLBACK()
|
D | RecursiveASTVisitor.h | 53 OPERATOR(Rem) OPERATOR(Add) OPERATOR(Sub) OPERATOR(Shl) OPERATOR(Shr) \ 61 OPERATOR(Shl) OPERATOR(Shr) OPERATOR(And) OPERATOR(Or) OPERATOR(Xor)
|
/external/icu/icu4c/source/data/curr/ |
D | ga.txt | 565 "Rúipí Shrí Lanca", 1958 few{"rúipí Shrí Lanca"} 1959 many{"rúipí Shrí Lanca"} 1960 one{"rúipí Shrí Lanca"} 1961 other{"rúipí Shrí Lanca"} 1962 two{"rúipí Shrí Lanca"}
|
/external/v8/src/compiler/ |
D | machine-operator.h | 634 V(Word, Shr) \
|
/external/icu/icu4c/source/data/locales/ |
D | sv.txt | 1172 "Shrāvana", 1186 "Shrāvana",
|
/external/icu/icu4c/source/data/zone/ |
D | ga.txt | 1648 ls{"Am Shrí Lanca"}
|
/external/llvm/lib/Target/AMDGPU/ |
D | AMDGPUISelLowering.cpp | 1987 SDValue Shr = DAG.getNode(ISD::SRA, SL, MVT::i64, FractMask, Exp); in LowerFTRUNC() local 1988 SDValue Not = DAG.getNOT(SL, Shr, MVT::i64); in LowerFTRUNC()
|
/external/clang/lib/CodeGen/ |
D | CGExprScalar.cpp | 519 HANDLEBINOP(Shr) 3523 COMPOUND_OP(Shr); in EmitCompoundAssignmentLValue()
|
/external/v8/src/crankshaft/ |
D | hydrogen-instructions.h | 128 V(Shr) \ 4685 DECLARE_CONCRETE_INSTRUCTION(Shr) in DECLARE_CONCRETE_INSTRUCTION() argument
|
/external/llvm/lib/CodeGen/SelectionDAG/ |
D | LegalizeDAG.cpp | 2623 SDValue Shr = DAG.getNode(ISD::SRL, dl, MVT::i64, Op0, ShiftConst); in ExpandLegalINT_TO_FP() local 2626 SDValue Or = DAG.getNode(ISD::OR, dl, MVT::i64, And, Shr); in ExpandLegalINT_TO_FP()
|
D | DAGCombiner.cpp | 14136 SDValue Shr = DAG.getNode(ISD::SRA, SDLoc(N0), VT, Shl, ShrAmt); in SimplifySelectCC() local 14138 return DAG.getNode(ISD::AND, DL, VT, Shr, N3); in SimplifySelectCC()
|
/external/svox/pico_resources/tools/LingwareBuilding/PicoLingware_source_files/pkb/en-US/ |
D | en-US_lh0_kpdf_mgc.pkb | 2365 �����F..-GX^ce>LR�|;Ejagw�'6(6%7?=>@4@PYz��M]Shr�
|
/external/llvm/docs/ |
D | CodingStandards.rst | 1193 assert((Opcode == Shl || Opcode == Shr) && "ShiftInst Opcode invalid!");
|