Home
last modified time | relevance | path

Searched refs:TGSI_OPCODE_ISLT (Results 1 – 7 of 7) sorted by relevance

/external/mesa3d/src/gallium/auxiliary/tgsi/
Dtgsi_info.c166 { 1, 2, 0, 0, 0, 0, COMP, "ISLT", TGSI_OPCODE_ISLT },
302 case TGSI_OPCODE_ISLT: in tgsi_opcode_infer_src_type()
350 case TGSI_OPCODE_ISLT: in tgsi_opcode_infer_dst_type()
Dtgsi_exec.c4081 case TGSI_OPCODE_ISLT: in exec_instruction()
/external/mesa3d/src/gallium/include/pipe/
Dp_shader_tokens.h376 #define TGSI_OPCODE_ISLT 126 macro
/external/mesa3d/src/gallium/drivers/radeon/
Dradeon_setup_tgsi_llvm.c698 case TGSI_OPCODE_ISLT: pred = LLVMIntSLT; break; in emit_icmp()
1085 bld_base->op_actions[TGSI_OPCODE_ISLT].emit = emit_icmp; in radeon_llvm_context_init()
/external/mesa3d/src/gallium/drivers/nv50/codegen/
Dnv50_ir_from_tgsi.cpp391 case TGSI_OPCODE_ISLT: in inferSrcType()
421 case TGSI_OPCODE_ISLT: in getSetCond()
2006 case TGSI_OPCODE_ISLT: in handleInstruction()
/external/mesa3d/src/gallium/auxiliary/gallivm/
Dlp_bld_tgsi_action.c1587 bld_base->op_actions[TGSI_OPCODE_ISLT].emit = islt_emit_cpu; in lp_set_default_actions_cpu()
/external/mesa3d/src/gallium/drivers/r600/
Dr600_shader.c5375 {TGSI_OPCODE_ISLT, 0, V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_SETGT_INT, tgsi_op2_swap},
5549 {TGSI_OPCODE_ISLT, 0, EG_V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_SETGT_INT, tgsi_op2_swap},
5723 {TGSI_OPCODE_ISLT, 0, EG_V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_SETGT_INT, tgsi_op2_swap},