| /external/mesa3d/src/gallium/auxiliary/gallivm/ |
| D | lp_bld_tgsi_action.c | 160 tmp0 = lp_build_emit_llvm_binary(bld_base, TGSI_OPCODE_MUL, in dp2_emit()
163 tmp1 = lp_build_emit_llvm_binary(bld_base, TGSI_OPCODE_MUL, in dp2_emit()
219 tmp0 = lp_build_emit_llvm_binary(bld_base, TGSI_OPCODE_MUL, in dp3_emit()
222 tmp1 = lp_build_emit_llvm_binary(bld_base, TGSI_OPCODE_MUL, in dp3_emit()
226 tmp1 = lp_build_emit_llvm_binary(bld_base, TGSI_OPCODE_MUL, in dp3_emit()
255 tmp0 = lp_build_emit_llvm_binary(bld_base, TGSI_OPCODE_MUL, in dp4_emit()
258 tmp1 = lp_build_emit_llvm_binary(bld_base, TGSI_OPCODE_MUL, in dp4_emit()
262 tmp1 = lp_build_emit_llvm_binary(bld_base, TGSI_OPCODE_MUL, in dp4_emit()
266 tmp1 = lp_build_emit_llvm_binary(bld_base, TGSI_OPCODE_MUL, in dp4_emit()
325 TGSI_OPCODE_MUL, in dst_emit()
[all …]
|
| D | lp_bld_tgsi_info.c | 267 } else if (inst->Instruction.Opcode == TGSI_OPCODE_MUL) { in analyse_instruction()
|
| D | lp_bld_tgsi_aos.c | 514 case TGSI_OPCODE_MUL: in lp_emit_instruction_aos()
|
| /external/mesa3d/src/gallium/auxiliary/tgsi/ |
| D | tgsi_util.c | 186 case TGSI_OPCODE_MUL: in tgsi_util_get_inst_usage_mask()
|
| D | tgsi_ppc.c | 631 if (inst->Instruction.Opcode == TGSI_OPCODE_MUL) { in emit_binop()
650 case TGSI_OPCODE_MUL: in emit_binop()
667 if (inst->Instruction.Opcode == TGSI_OPCODE_MUL) in emit_binop()
1108 case TGSI_OPCODE_MUL: in emit_instruction()
|
| D | tgsi_info.c | 47 { 1, 2, 0, 0, 0, 0, COMP, "MUL", TGSI_OPCODE_MUL },
|
| D | tgsi_exec.c | 3484 case TGSI_OPCODE_MUL: in exec_instruction()
|
| /external/mesa3d/src/gallium/drivers/i915/ |
| D | i915_fpc_optimize.c | 93 case TGSI_OPCODE_MUL: in op_commutes()
108 case TGSI_OPCODE_MUL: in op_neutral_element()
|
| D | i915_fpc_translate.c | 789 case TGSI_OPCODE_MUL: in i915_translate_instruction()
|
| /external/mesa3d/src/gallium/include/pipe/ |
| D | p_shader_tokens.h | 265 #define TGSI_OPCODE_MUL 7 macro
|
| /external/mesa3d/src/gallium/auxiliary/draw/ |
| D | draw_pipe_aapoint.c | 241 newInst.Instruction.Opcode = TGSI_OPCODE_MUL; in aa_transform_inst()
375 newInst.Instruction.Opcode = TGSI_OPCODE_MUL; in aa_transform_inst()
458 newInst.Instruction.Opcode = TGSI_OPCODE_MUL; in aa_transform_inst()
|
| D | draw_pipe_pstipple.c | 292 newInst.Instruction.Opcode = TGSI_OPCODE_MUL; in pstip_transform_inst()
|
| D | draw_pipe_aaline.c | 306 newInst.Instruction.Opcode = TGSI_OPCODE_MUL; in aa_transform_inst()
|
| /external/mesa3d/src/gallium/drivers/r300/ |
| D | r300_tgsi_to_rc.c | 42 case TGSI_OPCODE_MUL: return RC_OPCODE_MUL; in translate_opcode()
|
| /external/mesa3d/src/gallium/auxiliary/util/ |
| D | u_pstipple.c | 358 newInst.Instruction.Opcode = TGSI_OPCODE_MUL; in pstip_transform_inst()
|
| /external/mesa3d/src/gallium/drivers/radeon/ |
| D | radeon_setup_tgsi_llvm.c | 1148 bld_base->op_actions[TGSI_OPCODE_MUL].emit = build_tgsi_intrinsic_nomem; in radeon_llvm_context_init()
1149 bld_base->op_actions[TGSI_OPCODE_MUL].intr_name = "llvm.AMDGPU.mul"; in radeon_llvm_context_init()
|
| /external/mesa3d/src/mesa/state_tracker/ |
| D | st_glsl_to_tgsi.cpp | 1479 emit(ir, TGSI_OPCODE_MUL, st_dst_reg(temp), transform_y, op[0]); in visit()
1503 emit(ir, TGSI_OPCODE_MUL, result_dst, op[0], op[1]); in visit()
1734 emit(ir, TGSI_OPCODE_MUL, result_dst, op[0], op[1]); in visit()
1747 emit(ir, TGSI_OPCODE_MUL, result_dst, result_src, op[0]); in visit()
2027 emit(ir, TGSI_OPCODE_MUL, st_dst_reg(index_reg), in visit()
2681 emit(ir, TGSI_OPCODE_MUL, coord_dst, tmp_src, coord_w); in visit()
|
| D | st_mesa_to_tgsi.c | 613 return TGSI_OPCODE_MUL; in translate_opcode()
|
| /external/mesa3d/src/gallium/drivers/nv30/ |
| D | nvfx_vertprog.c | 636 case TGSI_OPCODE_MUL: in nvfx_vertprog_parse_instruction()
|
| D | nvfx_fragprog.c | 665 case TGSI_OPCODE_MUL: in nvfx_fragprog_parse_instruction()
|
| /external/mesa3d/src/gallium/drivers/r600/ |
| D | r600_shader.c | 5247 {TGSI_OPCODE_MUL, 0, V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_MUL, tgsi_op2},
5421 {TGSI_OPCODE_MUL, 0, EG_V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_MUL, tgsi_op2},
5595 {TGSI_OPCODE_MUL, 0, EG_V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_MUL, tgsi_op2},
|
| /external/mesa3d/src/gallium/drivers/nv50/codegen/ |
| D | nv50_ir_from_tgsi.cpp | 1766 case TGSI_OPCODE_MUL: in handleInstruction()
|
| /external/mesa3d/src/gallium/drivers/svga/ |
| D | svga_tgsi_insn.c | 57 case TGSI_OPCODE_MUL: return SVGA3DOP_MUL; in translate_opcode()
|