Searched refs:TIED_TO (Results 1 – 15 of 15) sorted by relevance
| /external/llvm/lib/Target/X86/MCTargetDesc/ |
| D | X86BaseInfo.h | 634 if (NumOps > 1 && Desc.getOperandConstraint(1, MCOI::TIED_TO) == 0) in getOperandBias()
636 else if (NumOps > 3 && Desc.getOperandConstraint(2, MCOI::TIED_TO) == 0 && in getOperandBias()
637 Desc.getOperandConstraint(3, MCOI::TIED_TO) == 1) in getOperandBias()
641 else if (NumOps > 3 && Desc.getOperandConstraint(2, MCOI::TIED_TO) == 0 && in getOperandBias()
642 Desc.getOperandConstraint(NumOps - 1, MCOI::TIED_TO) == 1) in getOperandBias()
646 else if (NumOps > 2 && Desc.getOperandConstraint(NumOps - 2, MCOI::TIED_TO) == 0) in getOperandBias()
|
| D | X86MCCodeEmitter.cpp | 1001 Desc.getOperandConstraint(1, MCOI::TIED_TO) != -1; in DetermineREXPrefix()
|
| /external/llvm/include/llvm/MC/ |
| D | MCInstrDesc.h | 34 TIED_TO = 0, // Must be allocated the same register as. enumerator
|
| /external/llvm/lib/Target/SystemZ/ |
| D | SystemZShortenInst.cpp | 64 if (MI.getDesc().getOperandConstraint(0, MCOI::TIED_TO) && in tieOpsIfNeeded()
|
| /external/llvm/lib/CodeGen/ |
| D | TargetInstrInfo.cpp | 154 MI->getDesc().getOperandConstraint(Idx1, MCOI::TIED_TO) == 0) { in commuteInstructionImpl()
159 MI->getDesc().getOperandConstraint(Idx2, MCOI::TIED_TO) == 0) { in commuteInstructionImpl()
|
| D | MachineVerifier.cpp | 860 int TiedTo = MCID.getOperandConstraint(MONum, MCOI::TIED_TO); in visitMachineOperand()
896 if (-1 == MCID.getOperandConstraint(OtherIdx, MCOI::TIED_TO)) in visitMachineOperand()
|
| D | MIRPrinter.cpp | 519 int ExpectedTiedIdx = MCID.getOperandConstraint(I, MCOI::TIED_TO); in hasComplexRegisterTies()
|
| D | RegAllocFast.cpp | 933 MCID.getOperandConstraint(i, MCOI::TIED_TO) != -1; in AllocateBasicBlock()
|
| D | MachineInstr.cpp | 815 int DefIdx = MCID->getOperandConstraint(OpNo, MCOI::TIED_TO); in addOperand()
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | ScheduleDAGFast.cpp | 259 if (MCID.getOperandConstraint(i, MCOI::TIED_TO) != -1) { in CopyAndMoveSuccessors()
|
| D | ScheduleDAGRRList.cpp | 1013 if (MCID.getOperandConstraint(i, MCOI::TIED_TO) != -1) { in CopyAndMoveSuccessors()
2705 if (MCID.getOperandConstraint(i+NumRes, MCOI::TIED_TO) != -1) { in canClobber()
2932 if (MCID.getOperandConstraint(j+NumRes, MCOI::TIED_TO) == -1) in AddPseudoTwoAddrDeps()
|
| D | ScheduleDAGSDNodes.cpp | 434 if (MCID.getOperandConstraint(i, MCOI::TIED_TO) != -1) { in AddSchedEdges()
|
| D | InstrEmitter.cpp | 361 bool isTied = MCID.getOperandConstraint(Idx, MCOI::TIED_TO) != -1; in AddRegisterOperand()
|
| /external/llvm/lib/Target/PowerPC/ |
| D | PPCInstrInfo.cpp | 360 assert(MI->getDesc().getOperandConstraint(0, MCOI::TIED_TO) && in commuteInstructionImpl()
|
| /external/llvm/lib/Target/X86/ |
| D | X86InstrInfo.cpp | 5561 MI->getDesc().getOperandConstraint(1, MCOI::TIED_TO) != -1; in foldMemoryOperandImpl()
5660 0 == MI->getDesc().getOperandConstraint(CommuteOpIdx1, MCOI::TIED_TO); in foldMemoryOperandImpl()
5662 0 == MI->getDesc().getOperandConstraint(CommuteOpIdx2, MCOI::TIED_TO); in foldMemoryOperandImpl()
|