/external/llvm/utils/TableGen/ |
D | CallingConvEmitter.cpp | 85 if (Action->isSubClassOf("CCPredicateAction")) { in EmitAction() 88 if (Action->isSubClassOf("CCIfType")) { in EmitAction() 96 } else if (Action->isSubClassOf("CCIf")) { in EmitAction() 107 if (Action->isSubClassOf("CCDelegateTo")) { in EmitAction() 112 } else if (Action->isSubClassOf("CCAssignToReg")) { in EmitAction() 133 } else if (Action->isSubClassOf("CCAssignToRegWithShadow")) { in EmitAction() 174 } else if (Action->isSubClassOf("CCAssignToStack")) { in EmitAction() 198 } else if (Action->isSubClassOf("CCAssignToStackWithShadow")) { in EmitAction() 221 } else if (Action->isSubClassOf("CCPromoteToType")) { in EmitAction() 235 } else if (Action->isSubClassOf("CCPromoteToUpperBitsInType")) { in EmitAction() [all …]
|
D | DAGISelMatcherGen.cpp | 238 if (LeafRec->isSubClassOf("ValueType")) { in EmitLeafMatchCode() 247 LeafRec->isSubClassOf("RegisterClass") || in EmitLeafMatchCode() 248 LeafRec->isSubClassOf("RegisterOperand") || in EmitLeafMatchCode() 249 LeafRec->isSubClassOf("PointerLikeRegClass") || in EmitLeafMatchCode() 250 LeafRec->isSubClassOf("SubRegIndex") || in EmitLeafMatchCode() 257 if (LeafRec->isSubClassOf("Register")) { in EmitLeafMatchCode() 264 if (LeafRec->isSubClassOf("CondCode")) in EmitLeafMatchCode() 267 if (LeafRec->isSubClassOf("ComplexPattern")) { in EmitLeafMatchCode() 292 if (N->getOperator()->isSubClassOf("ComplexPattern")) { in EmitOperatorMatchCode() 624 if (Def->isSubClassOf("Register")) { in EmitResultLeafAsOperand() [all …]
|
D | CodeGenInstruction.cpp | 74 if (Rec->isSubClassOf("RegisterOperand")) { in CGIOperandList() 78 } else if (Rec->isSubClassOf("Operand")) { in CGIOperandList() 96 if (Rec->isSubClassOf("PredicateOp")) in CGIOperandList() 98 else if (Rec->isSubClassOf("OptionalDefOperand")) in CGIOperandList() 103 } else if (Rec->isSubClassOf("RegisterClass")) { in CGIOperandList() 105 } else if (!Rec->isSubClassOf("PointerLikeRegClass") && in CGIOperandList() 106 !Rec->isSubClassOf("unknown_class")) in CGIOperandList() 371 assert(FirstImplicitDef->isSubClassOf("Register")); in HasOneImplicitDefWithKnownVT() 456 if (InstOpRec->isSubClassOf("RegisterOperand")) in tryAliasOpMatch() 459 if (ADI && ADI->getDef()->isSubClassOf("RegisterOperand")) in tryAliasOpMatch() [all …]
|
D | CodeGenDAGPatterns.cpp | 876 if (!Def->isSubClassOf("Predicate")) { in getPredicateCheck() 905 if (R->isSubClassOf("SDTCisVT")) { in SDTypeConstraint() 911 } else if (R->isSubClassOf("SDTCisPtrTy")) { in SDTypeConstraint() 913 } else if (R->isSubClassOf("SDTCisInt")) { in SDTypeConstraint() 915 } else if (R->isSubClassOf("SDTCisFP")) { in SDTypeConstraint() 917 } else if (R->isSubClassOf("SDTCisVec")) { in SDTypeConstraint() 919 } else if (R->isSubClassOf("SDTCisSameAs")) { in SDTypeConstraint() 922 } else if (R->isSubClassOf("SDTCisVTSmallerThanOp")) { in SDTypeConstraint() 926 } else if (R->isSubClassOf("SDTCisOpSmallerThanOp")) { in SDTypeConstraint() 930 } else if (R->isSubClassOf("SDTCisEltOfVec")) { in SDTypeConstraint() [all …]
|
D | CodeGenTarget.cpp | 501 assert(TyEl->isSubClassOf("LLVMType") && "Expected a type!"); in CodeGenIntrinsic() 503 if (TyEl->isSubClassOf("LLVMMatchType")) { in CodeGenIntrinsic() 511 assert(((!TyEl->isSubClassOf("LLVMExtendedType") && in CodeGenIntrinsic() 512 !TyEl->isSubClassOf("LLVMTruncatedType")) || in CodeGenIntrinsic() 535 assert(TyEl->isSubClassOf("LLVMType") && "Expected a type!"); in CodeGenIntrinsic() 537 if (TyEl->isSubClassOf("LLVMMatchType")) { in CodeGenIntrinsic() 545 assert(((!TyEl->isSubClassOf("LLVMExtendedType") && in CodeGenIntrinsic() 546 !TyEl->isSubClassOf("LLVMTruncatedType") && in CodeGenIntrinsic() 547 !TyEl->isSubClassOf("LLVMVectorSameWidth") && in CodeGenIntrinsic() 548 !TyEl->isSubClassOf("LLVMPointerToElt")) || in CodeGenIntrinsic() [all …]
|
D | CodeGenSchedule.cpp | 158 if (ModelKey->isSubClassOf("SchedMachineModel")) { in addProcModel() 179 if (RWDef->isSubClassOf("WriteSequence")) { in scanSchedRW() 184 else if (RWDef->isSubClassOf("SchedVariant")) { in scanSchedRW() 213 if ((*RWI)->isSubClassOf("SchedWrite")) in collectSchedRW() 216 assert((*RWI)->isSubClassOf("SchedRead") && "Unknown SchedReadWrite"); in collectSchedRW() 228 if ((*RWI)->isSubClassOf("SchedWrite")) in collectSchedRW() 231 assert((*RWI)->isSubClassOf("SchedRead") && "Unknown SchedReadWrite"); in collectSchedRW() 243 if ((*RWI)->isSubClassOf("SchedWrite")) in collectSchedRW() 246 assert((*RWI)->isSubClassOf("SchedRead") && "Unknown SchedReadWrite"); in collectSchedRW() 258 if (MatchDef->isSubClassOf("SchedWrite")) { in collectSchedRW() [all …]
|
D | FastISelEmitter.cpp | 258 if (OpLeafRec->isSubClassOf("RegisterOperand")) in initialize() 260 if (OpLeafRec->isSubClassOf("RegisterClass")) in initialize() 262 else if (OpLeafRec->isSubClassOf("Register")) in initialize() 264 else if (OpLeafRec->isSubClassOf("ValueType")) { in initialize() 432 if (!OpLeafRec->isSubClassOf("Register")) in PhyRegForNode() 459 if (!Op->isSubClassOf("Instruction")) in collectPatterns() 471 if (ChildOp->getOperator()->isSubClassOf("Instruction")) { in collectPatterns() 485 if (Op0Rec->isSubClassOf("RegisterOperand")) in collectPatterns() 487 if (!Op0Rec->isSubClassOf("RegisterClass")) in collectPatterns()
|
D | PseudoLoweringEmitter.cpp | 81 if (DI->getDef()->isSubClassOf("Register") || in addDagOperandMapping() 136 if (!Operator->isSubClassOf("Instruction")) in evaluateExpansion() 281 if (D.second->isSubClassOf(ExpansionClass) && in run() 282 D.second->isSubClassOf(InstructionClass)) in run()
|
D | IntrinsicEmitter.cpp | 303 if (R->isSubClassOf("LLVMMatchType")) { in EncodeFixedType() 306 if (R->isSubClassOf("LLVMExtendedType")) in EncodeFixedType() 308 else if (R->isSubClassOf("LLVMTruncatedType")) in EncodeFixedType() 310 else if (R->isSubClassOf("LLVMHalfElementsVectorType")) in EncodeFixedType() 312 else if (R->isSubClassOf("LLVMVectorSameWidth")) { in EncodeFixedType() 319 else if (R->isSubClassOf("LLVMPointerTo")) in EncodeFixedType() 321 else if (R->isSubClassOf("LLVMVectorOfPointersToElt")) in EncodeFixedType() 352 if (R->isSubClassOf("LLVMQualPointerType")) { in EncodeFixedType()
|
D | InstrInfoEmitter.cpp | 118 if (OpR->isSubClassOf("RegisterOperand")) in GetOperandInfo() 120 if (OpR->isSubClassOf("RegisterClass")) in GetOperandInfo() 122 else if (OpR->isSubClassOf("PointerLikeRegClass")) in GetOperandInfo() 132 if (OpR->isSubClassOf("PointerLikeRegClass")) in GetOperandInfo() 137 if (Op.Rec->isSubClassOf("PredicateOp")) in GetOperandInfo() 142 if (Op.Rec->isSubClassOf("OptionalDefOperand")) in GetOperandInfo()
|
D | CodeGenSchedule.h | 64 IsRead = Def->isSubClassOf("SchedRead"); in CodeGenSchedRW() 65 HasVariants = Def->isSubClassOf("SchedVariant"); in CodeGenSchedRW() 72 IsSequence = Def->isSubClassOf("WriteSequence"); in CodeGenSchedRW() 324 bool IsRead = Def->isSubClassOf("SchedRead"); in getSchedRW()
|
D | DAGISelEmitter.cpp | 47 if (Op->isSubClassOf("Instruction")) { in getResultPatternCost() 66 if (Op->isSubClassOf("Instruction")) { in getResultPatternSize()
|
D | SubtargetEmitter.cpp | 621 if (PRDef->isSubClassOf("ProcResGroup")) { in EmitProcessorResources() 659 if (SchedWrite.TheDef->isSubClassOf("SchedWriteRes")) in FindWriteResources() 678 if (AliasDef && AliasDef->isSubClassOf("SchedWriteRes")) in FindWriteResources() 685 if (!(*WRI)->isSubClassOf("WriteRes")) in FindWriteResources() 712 if (SchedRead.TheDef->isSubClassOf("SchedReadAdvance")) in FindReadAdvance() 732 if (AliasDef && AliasDef->isSubClassOf("SchedReadAdvance")) in FindReadAdvance() 739 if (!(*RAI)->isSubClassOf("ReadAdvance")) in FindReadAdvance() 771 if (PRDef->isSubClassOf("ProcResGroup")) in ExpandProcResources() 778 if (SubDef->isSubClassOf("ProcResGroup")) { in ExpandProcResources() 793 if (*PRI == PRDef || !(*PRI)->isSubClassOf("ProcResGroup")) in ExpandProcResources()
|
D | AsmWriterEmitter.cpp | 861 if (Rec->isSubClassOf("RegisterOperand") || in EmitPrintAliasInstruction() 862 Rec->isSubClassOf("Operand")) { in EmitPrintAliasInstruction() 873 if (Rec->isSubClassOf("RegisterOperand")) in EmitPrintAliasInstruction() 875 if (Rec->isSubClassOf("RegisterClass")) { in EmitPrintAliasInstruction() 881 if (R->isSubClassOf("RegisterOperand")) in EmitPrintAliasInstruction()
|
D | FixedLenDecoderEmitter.cpp | 1874 if (TypeRecord->isSubClassOf("RegisterOperand")) in populateInstruction() 1876 if (TypeRecord->isSubClassOf("RegisterClass")) { in populateInstruction() 1879 } else if (TypeRecord->isSubClassOf("PointerLikeRegClass")) { in populateInstruction() 1953 if (TypeRecord->isSubClassOf("RegisterOperand")) in populateInstruction() 1955 if (TypeRecord->isSubClassOf("RegisterClass")) { in populateInstruction() 1958 } else if (TypeRecord->isSubClassOf("PointerLikeRegClass")) { in populateInstruction()
|
D | AsmMatcherEmitter.cpp | 713 assert(Def->isSubClassOf("Predicate") && "Invalid predicate type!"); in getSubtargetFeature() 1077 if (Rec->isSubClassOf("RegisterOperand")) { in getOperandClass() 1102 if (Rec->isSubClassOf("RegisterClass")) { in getOperandClass() 1108 if (!Rec->isSubClassOf("Operand")) in getOperandClass() 1553 assert(Rec->isSubClassOf("Operand") && "Unexpected operand!"); in buildInstructionOperandReference()
|
D | X86RecognizableInstr.cpp | 200 if (!Rec->isSubClassOf("X86Inst")) { in RecognizableInstr()
|
D | CodeGenRegisters.cpp | 669 if (!Type->isSubClassOf("ValueType")) in CodeGenRegisterClass()
|
/external/clang/utils/TableGen/ |
D | ClangAttrEmitter.cpp | 143 if (Attr->isSubClassOf("TargetSpecificAttr") && in getParsedAttrList() 1799 if (Attr->isSubClassOf(InhParamClass)) in EmitClangAttrList() 1801 else if (Attr->isSubClassOf(InhClass)) in EmitClangAttrList() 1839 if (R.isSubClassOf(InhClass)) in EmitClangAttrPCHRead() 1855 if (R.isSubClassOf(InhClass)) in EmitClangAttrPCHRead() 1881 if (R.isSubClassOf(InhClass) || !Args.empty()) in EmitClangAttrPCHWrite() 1884 if (R.isSubClassOf(InhClass)) in EmitClangAttrPCHWrite() 1982 if (Attr->isSubClassOf("TargetSpecificAttr")) { in GenerateHasAttrSpellingStringSwitch() 2307 if (R.isSubClassOf("SubsetSubject")) { in CalculateDiagnostic() 2411 if (Base->isSubClassOf("SubsetSubject")) { in GenerateCustomAppertainsTo() [all …]
|
/external/llvm/lib/TableGen/ |
D | Record.cpp | 167 if (RTy->getRecord() == Rec || Rec->isSubClassOf(RTy->getRecord())) in typeIsConvertibleTo() 171 if (Rec->isSubClassOf(SC)) in typeIsConvertibleTo() 1168 if (DRRT->getRecord()->isSubClassOf(SRRT->getRecord()) || in convertInitializerTo() 1376 if (getDef()->isSubClassOf(RRT->getRecord())) in convertInitializerTo() 1908 if (D.second->isSubClassOf(Class)) in getAllDerivedDefinitions()
|
D | TGParser.cpp | 190 if (CurRec->isSubClassOf(SCs[i])) in AddSubClass() 196 if (CurRec->isSubClassOf(SC)) in AddSubClass()
|
/external/llvm/include/llvm/TableGen/ |
D | Record.h | 1289 bool isSubClassOf(const Record *R) const { in isSubClassOf() function 1296 bool isSubClassOf(StringRef Name) const { in isSubClassOf() function 1304 assert(!isSubClassOf(R) && "Already subclassing record!"); in addSuperClass()
|