/external/llvm/lib/Target/Hexagon/ |
D | HexagonIsetDx.td | 79 let isCodeGenOnly = 1, mayStore = 1, accessSize = ByteAccess in 221 let Defs = [R29, R30], Uses = [R30, R31, R29], isCodeGenOnly = 1, mayStore = 1, accessSize = Double… 233 let isCodeGenOnly = 1, mayStore = 1, accessSize = HalfWordAccess in 249 let isCodeGenOnly = 1, mayStore = 1, accessSize = WordAccess in 263 let isCodeGenOnly = 1, mayStore = 1, accessSize = WordAccess in 480 let isCodeGenOnly = 1, mayStore = 1, accessSize = ByteAccess in 508 let Uses = [R29], isCodeGenOnly = 1, mayStore = 1, accessSize = DoubleWordAccess in 522 let Uses = [R29], isCodeGenOnly = 1, mayStore = 1, accessSize = WordAccess in 622 let isCodeGenOnly = 1, mayStore = 1, accessSize = WordAccess in 680 let isCodeGenOnly = 1, mayStore = 1, accessSize = ByteAccess in
|
D | HexagonVLIWPacketizer.cpp | 470 if (MI->getDesc().mayStore()) { in getPostIncrementOperand() 547 if (PacketSU->getInstr()->mayStore()) in canPromoteToNewValueStore() 1107 bool StoreI = I->mayStore(), StoreJ = J->mayStore(); in hasV4SpecificDependence() 1187 if (PI->getOpcode() == Hexagon::S2_allocframe || PI->mayStore() || in isLegalToPacketizeTogether() 1352 bool LoadJ = J->mayLoad(), StoreJ = J->mayStore(); in isLegalToPacketizeTogether() 1353 bool LoadI = I->mayLoad(), StoreI = I->mayStore(); in isLegalToPacketizeTogether()
|
D | HexagonInstrFormatsV4.td | 122 let mayStore = 1 in 132 let mayLoad = 1, mayStore = 1 in
|
D | HexagonInstrFormats.td | 242 let mayStore = 1 in 251 let mayStore = 1 in 257 let mayStore = 1 in 415 let mayStore = 1 in
|
/external/llvm/lib/Target/AMDGPU/ |
D | SIInstrFormats.td | 98 let mayStore = 0; 249 let mayStore = 0; 260 let mayStore = 0; 273 let mayStore = 0; 287 let mayStore = 0; 299 let mayStore = 0; 314 let mayStore = 0; 611 let mayStore = 0; 631 let mayStore = 1;
|
D | SIInstrInfo.td | 941 let hasSideEffects = 1, mayStore = 1 in { 959 let mayStore = 1; 2147 let mayLoad = 1, mayStore = 1 in { 2154 } // end mayLoad = 1, mayStore = 1 2188 let mayLoad = 1, mayStore = 1 in { 2195 } // end mayLoad = 1, mayStore = 1 2231 let mayStore = 1, mayLoad = 0 in { 2243 } // mayStore = 1, mayLoad = 0 2245 let mayLoad = 1, mayStore = 0 in { 2257 } // mayLoad = 1, mayStore = 0 [all …]
|
D | SIInsertWaits.cpp | 153 (MI.getOpcode() == AMDGPU::EXP || MI.getDesc().mayStore())); in getHwCounts() 201 if (!MI.getDesc().mayStore()) in isOpRelevant()
|
D | R600Instructions.td | 85 let mayLoad = 0, mayStore = 0, hasSideEffects = 0 in { 214 } // End mayLoad = 1, mayStore = 0, hasSideEffects = 0 843 let mayLoad = 0, mayStore = 0, hasSideEffects = 0 in { 878 } // End mayLoad = 0, mayStore = 0, hasSideEffects = 0 1002 let mayLoad = 0, mayStore = 0, hasSideEffects = 0 in { 1018 } // End mayLoad = 0, mayStore = 0, hasSideEffects = 0 1319 let mayLoad = 0, mayStore = 0, hasSideEffects = 1 in { 1328 } // End mayLoad = 0, mayStore = 0, hasSideEffects = 1 1498 let mayStore = 0;
|
/external/llvm/lib/Target/SystemZ/ |
D | SystemZInstrBuilder.h | 35 if (MCID.mayStore()) in addFrameReference()
|
D | SystemZInstrFormats.td | 995 let mayStore = 1; 1010 let mayStore = 1; 1022 let mayStore = 1; 1044 let mayStore = 1; 1054 let mayStore = 1; 1061 let mayStore = 1; 1068 let mayStore = 1; 1082 let mayStore = 1; 1090 let mayStore = 1; 1098 let mayStore = 1; [all …]
|
D | SystemZInstrInfo.td | 396 let mayLoad = 1, mayStore = 1 in 400 let mayLoad = 1, mayStore = 1, Defs = [CC] in 875 let mayLoad = 1, mayStore = 1 in 932 let mayLoad = 1, mayStore = 1 in 972 let mayLoad = 1, mayStore = 1 in 1355 let mayStore = 1; 1370 let hasSideEffects = 1, mayStore = 1, 1466 let hasSideEffects = 1, Defs = [CC], mayStore = 1 in 1470 let hasSideEffects = 1, Defs = [CC], mayStore = 1 in 1474 let hasSideEffects = 1, Defs = [CC], mayStore = 1 in [all …]
|
/external/llvm/lib/Target/AArch64/ |
D | AArch64InstrFormats.td | 833 let mayLoad = 0, mayStore = 0, hasSideEffects = 1 in 857 // NOTE: ideally, this would have mayStore = 0, mayLoad = 0, but we cannot 859 let mayStore = 1, mayLoad = 1, hasSideEffects = 1 in 1071 let mayLoad = 0, mayStore = 0, hasSideEffects = 1, isReturn = 1 in 1272 let mayLoad = 0, mayStore = 0, hasSideEffects = 0 in 1287 let mayLoad = 0, mayStore = 0, hasSideEffects = 0 in 1563 let mayLoad = 0, mayStore = 0, hasSideEffects = 0 in 1591 let mayLoad = 0, mayStore = 0, hasSideEffects = 0 in 1703 let mayLoad = 0, mayStore = 0, hasSideEffects = 0 in 1966 let mayLoad = 0, mayStore = 0, hasSideEffects = 0 in [all …]
|
/external/llvm/lib/Target/Mips/ |
D | MipsDelaySlotFiller.cpp | 401 if (!MI.mayStore() && !MI.mayLoad()) in hasHazard() 410 SeenStore |= MI.mayStore(); in hasHazard() 423 if (MI.mayStore()) in hasHazard_() 451 HasHazard |= updateDefsUses(*I, MI.mayStore()); in hasHazard_() 457 HasHazard = MI.mayStore() && (OrigSeenLoad || OrigSeenStore); in hasHazard_() 461 SeenNoObjStore |= MI.mayStore(); in hasHazard_()
|
D | MipsEVAInstrInfo.td | 77 bit mayStore = 1; 126 bit mayStore = 1;
|
D | MicroMipsInstrInfo.td | 248 let mayStore = 1; 277 let mayStore = 1; 285 let mayStore = 1; 348 let mayStore = 1; 365 let mayStore = 1; 545 let mayStore = 1; 562 let mayStore = 1;
|
/external/llvm/lib/Target/ARM/ |
D | ARMOptimizeBarriersPass.cpp | 42 MI->mayStore() || in CanMovePastDMB()
|
D | ARMHazardRecognizer.cpp | 24 if (MI->mayStore()) in hasRAWHazard()
|
/external/llvm/lib/Target/PowerPC/ |
D | PPCHazardRecognizers.cpp | 42 if (!PredMCID || !PredMCID->mayStore()) in isLoadAfterStore() 285 isStore = MCID.mayStore(); in GetInstrType()
|
/external/llvm/lib/Target/Hexagon/MCTargetDesc/ |
D | HexagonShuffler.h | 89 bool mayStore() const { return (Store); }; in mayStore() function
|
D | HexagonShuffler.cpp | 141 setStore(HexagonMCInstrInfo::getDesc(MCII, *id).mayStore()); in HexagonCVIResource() 334 if (HexagonMCInstrInfo::getDesc(MCII, *ID).mayStore()) { in check()
|
/external/llvm/utils/TableGen/ |
D | CodeGenDAGPatterns.cpp | 2743 bool mayStore; member in InstAnalyzer 2749 : CDP(cdp), hasSideEffects(false), mayStore(false), mayLoad(false), in InstAnalyzer() 2763 if (hasSideEffects || mayLoad || mayStore || isVariadic) in IsNodeBitcast() 2793 if (CP.hasProperty(SDNPMayStore)) mayStore = true; in AnalyzeNode() 2812 if (N->NodeHasProperty(SDNPMayStore, CDP)) mayStore = true; in AnalyzeNode() 2823 mayStore = true;// Intrinsics that can write to memory are 'mayStore'. in AnalyzeNode() 2855 if (InstInfo.mayStore != PatInfo.mayStore && !InstInfo.mayStore_Unset) { in InferFromPattern() 2858 Twine(InstInfo.mayStore)); in InferFromPattern() 2873 InstInfo.mayStore |= PatInfo.mayStore; in InferFromPattern() 3348 NumStores += InstInfo.mayStore; in VerifyInstructionFlags() [all …]
|
/external/llvm/lib/Target/X86/ |
D | X86InstrBuilder.h | 157 if (MCID.mayStore())
|
/external/llvm/include/llvm/MC/ |
D | MCInstrDesc.h | 356 bool mayStore() const { return Flags & (1 << MCID::MayStore); } in mayStore() function
|
/external/llvm/lib/CodeGen/ |
D | ScheduleDAGInstrs.cpp | 578 if ((MIa->mayLoad() || MIa->mayStore()) && in MIsNeedChainEdge() 579 (MIb->mayLoad() || MIb->mayStore())) in MIsNeedChainEdge() 592 if (!MIa->mayStore() && !MIb->mayStore()) in MIsNeedChainEdge() 951 unsigned TrueMemOrderLatency = MI->mayStore() ? 1 : 0; in buildSchedGraph() 1013 } else if (MI->mayStore()) { in buildSchedGraph()
|
D | StackColoring.cpp | 555 bool TouchesMemory = I.mayLoad() || I.mayStore(); in remapInstructions() 591 if (!I.mayLoad() && !I.mayStore()) in removeInvalidSlotRanges()
|