/external/llvm/test/MC/Mips/ |
D | macro-dli.s | 10 dli $5, 0x0000000000008000 # CHECK: ori $5, $zero, 32768 # encoding: [0x34,0x05,0x80,0x… 11 dli $5, 0x00000000ffff8000 # CHECK: ori $5, $zero, 65535 # encoding: [0x34,0x05,0xff,0x… 13 … # CHECK: ori $5, $5, 32768 # encoding: [0x34,0xa5,0x80,0x00] 14 dli $5, 0x00000000ffffc000 # CHECK: ori $5, $zero, 65535 # encoding: [0x34,0x05,0xff,0x… 16 … # CHECK: ori $5, $5, 49152 # encoding: [0x34,0xa5,0xc0,0x00] 17 dli $5, 0x00000000fffffffe # CHECK: ori $5, $zero, 65535 # encoding: [0x34,0x05,0xff,0x… 19 … # CHECK: ori $5, $5, 65534 # encoding: [0x34,0xa5,0xff,0xfe] 25 dli $5, 0x0000000080000000 # CHECK: ori $5, $zero, 32768 # encoding: [0x34,0x05,0x80,0x… 27 dli $5, 0x00000000c0000000 # CHECK: ori $5, $zero, 49152 # encoding: [0x34,0x05,0xc0,0x… 29 dli $5, 0x00000000fffe0000 # CHECK: ori $5, $zero, 65534 # encoding: [0x34,0x05,0xff,0x… [all …]
|
D | macro-dla.s | 10 dla $5, 0x0000000000008000 # CHECK: ori $5, $zero, 32768 # encoding: [0x34,0x05,0x80,0x… 11 dla $5, 0x00000000ffff8000 # CHECK: ori $5, $zero, 65535 # encoding: [0x34,0x05,0xff,0x… 13 … # CHECK: ori $5, $5, 32768 # encoding: [0x34,0xa5,0x80,0x00] 14 dla $5, 0x00000000ffffc000 # CHECK: ori $5, $zero, 65535 # encoding: [0x34,0x05,0xff,0x… 16 … # CHECK: ori $5, $5, 49152 # encoding: [0x34,0xa5,0xc0,0x00] 17 dla $5, 0x00000000fffffffe # CHECK: ori $5, $zero, 65535 # encoding: [0x34,0x05,0xff,0x… 19 … # CHECK: ori $5, $5, 65534 # encoding: [0x34,0xa5,0xff,0xfe] 25 dla $5, 0x0000000080000000 # CHECK: ori $5, $zero, 32768 # encoding: [0x34,0x05,0x80,0x… 27 dla $5, 0x00000000c0000000 # CHECK: ori $5, $zero, 49152 # encoding: [0x34,0x05,0xc0,0x… 29 dla $5, 0x00000000fffe0000 # CHECK: ori $5, $zero, 65534 # encoding: [0x34,0x05,0xff,0x… [all …]
|
D | mips64-expansions.s | 6 # CHECK: ori $10, $10, 61423 # encoding: [0xef,0xef,0x4a,0x35] 13 # CHECK: ori $1, $1, 1 # encoding: [0x01,0x00,0x21,0x34] 15 # CHECK: ori $1, $1, 1 # encoding: [0x01,0x00,0x21,0x34] 21 # CHECK: ori $1, $1, 1 # encoding: [0x01,0x00,0x21,0x34] 23 # CHECK: ori $1, $1, 1 # encoding: [0x01,0x00,0x21,0x34] 25 # CHECK: ori $1, $1, 1 # encoding: [0x01,0x00,0x21,0x34] 32 # CHECK: ori $1, $1, 65534 # encoding: [0xfe,0xff,0x21,0x34] 34 # CHECK: ori $1, $1, 65535 # encoding: [0xff,0xff,0x21,0x34] 40 # CHECK: ori $1, $1, 65534 # encoding: [0xfe,0xff,0x21,0x34] 42 # CHECK: ori $1, $1, 65534 # encoding: [0xfe,0xff,0x21,0x34] [all …]
|
D | macro-la.s | 15 la $5, 0x00008000 # CHECK: ori $5, $zero, 32768 # encoding: [0x34,0x05,0x80,0x00] 31 # CHECK: ori $5, $5, 1 # encoding: [0x34,0xa5,0x00,0x01] 33 # CHECK: ori $5, $5, 1 # encoding: [0x34,0xa5,0x00,0x01] 35 # CHECK: ori $5, $5, 1 # encoding: [0x34,0xa5,0x00,0x01] 37 # CHECK: ori $5, $5, 1 # encoding: [0x34,0xa5,0x00,0x01] 39 # CHECK: ori $5, $5, 2 # encoding: [0x34,0xa5,0x00,0x02] 41 # CHECK: ori $5, $5, 2 # encoding: [0x34,0xa5,0x00,0x02] 43 # CHECK: ori $5, $5, 2 # encoding: [0x34,0xa5,0x00,0x02] 45 # CHECK: ori $5, $5, 2 # encoding: [0x34,0xa5,0x00,0x02] 47 # CHECK: ori $5, $5, 16384 # encoding: [0x34,0xa5,0x40,0x00] [all …]
|
D | macro-li.s | 13 li $5, 0x00008000 # CHECK: ori $5, $zero, 32768 # encoding: [0x34,0x05,0x80,0x00] 29 # CHECK: ori $5, $5, 1 # encoding: [0x34,0xa5,0x00,0x01] 31 # CHECK: ori $5, $5, 1 # encoding: [0x34,0xa5,0x00,0x01] 33 # CHECK: ori $5, $5, 1 # encoding: [0x34,0xa5,0x00,0x01] 35 # CHECK: ori $5, $5, 1 # encoding: [0x34,0xa5,0x00,0x01] 37 # CHECK: ori $5, $5, 2 # encoding: [0x34,0xa5,0x00,0x02] 39 # CHECK: ori $5, $5, 2 # encoding: [0x34,0xa5,0x00,0x02] 41 # CHECK: ori $5, $5, 2 # encoding: [0x34,0xa5,0x00,0x02] 43 # CHECK: ori $5, $5, 2 # encoding: [0x34,0xa5,0x00,0x02] 45 # CHECK: ori $5, $5, 16384 # encoding: [0x34,0xa5,0x40,0x00] [all …]
|
D | instalias-imm-expanding.s | 12 # CHECK: ori $1, $1, 32767 # encoding: [0xff,0x7f,0x21,0x34] 19 # CHECK: ori $1, $zero, 65535 # encoding: [0xff,0xff,0x01,0x34] 33 # CHECK: ori $4, $4, 32767 # encoding: [0xff,0x7f,0x84,0x34] 40 # CHECK: ori $4, $zero, 65535 # encoding: [0xff,0xff,0x04,0x34] 54 # CHECK: ori $1, $1, 32767 # encoding: [0xff,0x7f,0x21,0x34] 61 # CHECK: ori $1, $zero, 65535 # encoding: [0xff,0xff,0x01,0x34] 75 # CHECK: ori $4, $4, 32767 # encoding: [0xff,0x7f,0x84,0x34] 82 # CHECK: ori $4, $zero, 65535 # encoding: [0xff,0xff,0x04,0x34] 96 # CHECK: ori $1, $1, 32767 # encoding: [0xff,0x7f,0x21,0x34] 116 # CHECK: ori $4, $4, 32767 # encoding: [0xff,0x7f,0x84,0x34] [all …]
|
D | mips-expansions.s | 89 # CHECK-LE: ori $1, $1, 2 # encoding: [0x02,0x00,0x21,0x34] 120 # CHECK-LE: ori $1, $1, 2 # encoding: [0x02,0x00,0x21,0x34] 157 # CHECK-BE: ori $1, $zero, 32768 # encoding: [0x34,0x01,0x80,0x00] 162 # CHECK-LE: ori $1, $zero, 32768 # encoding: [0x00,0x80,0x01,0x34] 192 # CHECK-BE: ori $1, $1, 34952 # encoding: [0x34,0x21,0x88,0x88] 198 # CHECK-LE: ori $1, $1, 34952 # encoding: [0x88,0x88,0x21,0x34] 206 # CHECK-BE: ori $1, $1, 32767 # encoding: [0x34,0x21,0x7f,0xff] 212 # CHECK-LE: ori $1, $1, 32767 # encoding: [0xff,0x7f,0x21,0x34] 253 # CHECK-BE: ori $1, $zero, 32768 # encoding: [0x34,0x01,0x80,0x00] 259 # CHECK-LE: ori $1, $zero, 32768 # encoding: [0x00,0x80,0x01,0x34] [all …]
|
D | mips-alu-instructions.s | 16 # CHECK: ori $4, $5, 17767 # encoding: [0x67,0x45,0xa4,0x34] 17 # CHECK: ori $9, $6, 17767 # encoding: [0x67,0x45,0xc9,0x34] 18 # CHECK: ori $11, $11, 128 # encoding: [0x80,0x00,0x6b,0x35] 48 ori $9, $6, 17767 49 ori $11, 128
|
D | micromips-expansions.s | 11 # CHECK: ori $7, $7, 2 # encoding: [0xe7,0x50,0x02,0x00] 14 # CHECK: ori $7, $7, 2 # encoding: [0xe7,0x50,0x02,0x00] 17 # CHECK: ori $7, $7, 2 # encoding: [0xe7,0x50,0x02,0x00]
|
D | mips64-alu-instructions.s | 15 # CHECK: ori $4, $5, 17767 # encoding: [0x67,0x45,0xa4,0x34] 16 # CHECK: ori $9, $6, 17767 # encoding: [0x67,0x45,0xc9,0x34] 44 ori $9, $6, 17767
|
/external/valgrind/none/tests/mips64/ |
D | logical_instructions.stdout.exp | 3590 ori $t0, $t1, 0xff :: rt 0xff, rs 0x0, imm 0x00ff 3591 ori $t2, $t3, 0xffff :: rt 0xffff, rs 0x0, imm 0xffff 3592 ori $a0, $a1, 0x0 :: rt 0x0, rs 0x0, imm 0x0000 3593 ori $s0, $s1, 0x23 :: rt 0x23, rs 0x0, imm 0x0023 3594 ori $t0, $t1, 0xff :: rt 0x12bd6ff, rs 0x12bd6aa, imm 0x00ff 3595 ori $t2, $t3, 0xffff :: rt 0x12bffff, rs 0x12bd6aa, imm 0xffff 3596 ori $a0, $a1, 0x0 :: rt 0x12bd6aa, rs 0x12bd6aa, imm 0x0000 3597 ori $s0, $s1, 0x23 :: rt 0x12bd6ab, rs 0x12bd6aa, imm 0x0023 3598 ori $t0, $t1, 0xff :: rt 0xff, rs 0x0, imm 0x00ff 3599 ori $t2, $t3, 0xffff :: rt 0xffff, rs 0x0, imm 0xffff [all …]
|
/external/llvm/test/CodeGen/Mips/Fast-ISel/ |
D | callabi.ll | 293 ; ALL: ori $[[REG_FPCONST:[0-9]+]], $[[REG_FPCONST_1]], 17067 308 ; ALL-DAG: ori $[[REG_FPCONST:[0-9]+]], $[[REG_FPCONST_1]], 21349 311 ; ALL-DAG: ori $[[REG_FPCONST_3:[0-9]+]], $[[REG_FPCONST_2]], 24642 326 ; ALL-DAG: ori $[[REG_FPCONST:[0-9]+]], $[[REG_FPCONST_1]], 33554 342 ; ALL-DAG: ori $[[REG_FPCONST:[0-9]+]], $[[REG_FPCONST_1]], 16240 359 ; ALL-DAG: ori $[[REG_FPCONST:[0-9]+]], $[[REG_FPCONST_1]], 14681 363 ; ALL-DAG: ori $6, $[[REG_I_1]], 23475 365 ; ALL-DAG: ori $7, $[[REG_I_2]], 45686 379 ; ALL-DAG: ori $[[REG_FPCONST_2:[0-9]+]], $[[REG_FPCONST_1]], 48037 381 ; ALL-DAG: ori $[[REG_FPCONST_4:[0-9]+]], $[[REG_FPCONST_3]], 63439 [all …]
|
D | simplestorefp1.ll | 20 ; CHECK: ori $[[REG2:[0-9]+]], $[[REG1]], 46662 34 ; mips32r2: ori $[[REG2a:[0-9]+]], $[[REG1a]], 49353 36 ; mips32r2: ori $[[REG2b:[0-9]+]], $[[REG1b]], 34951 43 ; mips32: ori $[[REG2a:[0-9]+]], $[[REG1a]], 49353 45 ; mips32: ori $[[REG2b:[0-9]+]], $[[REG1b]], 34951
|
D | simplestorei.ll | 26 ; CHECK: ori $[[REG2:[0-9]+]], $[[REG1]], 32768 37 ; CHECK: ori $[[REG1:[0-9]+]], $zero, 65535 60 ; CHECK: ori $[[REG1]], $[[REG1]], 64206
|
/external/llvm/test/MC/PowerPC/ |
D | ppc64-operands.s | 47 # CHECK-BE: ori 1, 2, 0 # encoding: [0x60,0x41,0x00,0x00] 48 # CHECK-LE: ori 1, 2, 0 # encoding: [0x00,0x00,0x41,0x60] 49 ori 1, 2, 0 51 # CHECK-BE: ori 1, 2, 65535 # encoding: [0x60,0x41,0xff,0xff] 52 # CHECK-LE: ori 1, 2, 65535 # encoding: [0xff,0xff,0x41,0x60] 53 ori 1, 2, 65535
|
D | ppc64-errors.s | 40 # CHECK-NEXT: ori 1, 2, -1 41 ori 1, 2, -1 44 # CHECK-NEXT: ori 1, 2, 65536 45 ori 1, 2, 65536
|
/external/llvm/test/CodeGen/Mips/ |
D | imm.ll | 7 ; CHECK: ori ${{[0-9]+}}, $[[R0]], 22136 15 ; CHECK-NOT: ori 36 ; CHECK: ori ${{[0-9]+}}, $zero, 33332
|
D | inlineasm-assembler-directives.ll | 13 ; CHECK: ori ${{[2-9][0-9]?}}, $9, 6 20 %1 = call i32 asm sideeffect "addi $$9, $1, 8\0A\09ori $0, $$9, 6", "=r,r,~{$1}"(i32 %0)
|
/external/llvm/test/CodeGen/PowerPC/ |
D | 2010-02-12-saveCR.ll | 13 ; CHECK: ori [[T2]], [[T2]], 34540 17 ; CHECK: ori [[T3]], [[T3]], 34536 29 ; CHECK: ori [[T1]], [[T1]], 34536 34 ; CHECK: ori [[T1]], [[T1]], 34540
|
D | Frames-large.ll | 17 ; PPC32-NOFP: ori r0, r0, 32736 27 ; PPC32-FP: ori r0, r0, 32736 38 ; PPC64-NOFP: ori r0, r0, 32720 48 ; PPC64-FP: ori r0, r0, 32704
|
D | load-constant-addr.ll | 1 ; Should fold the ori into the lfs. 3 ; RUN: llc < %s -march=ppc32 | not grep ori
|
D | bperm.ll | 64 ; CHECK-DAG: ori [[REG2:[0-9]+]], [[REG1]], 3648 80 ; CHECK-DAG: ori [[REG2:[0-9]+]], [[REG1]], 22861 107 ; CHECK-DAG: ori [[REG2:[0-9]+]], [[REG1]], 35951 152 ; CHECK-DAG: ori [[REG2:[0-9]+]], [[REG1]], 60527 171 ; CHECK-DAG: ori [[REG2:[0-9]+]], [[REG1]], 4 192 ; CHECK-DAG: ori [[REG2:[0-9]+]], [[REG1]], 8183 193 ; CHECK-DAG: ori [[REG3:[0-9]+]], [[REG1]], 50017
|
D | pwr7-gt-nop.ll | 21 ; CHECK: ori 2, 2, 0 24 ; CHECK: ori 2, 2, 0
|
/external/llvm/test/CodeGen/Mips/msa/ |
D | frameindex.ll | 56 ; MIPS32-AE: ori [[R2:\$([0-9]+|gp)]], $zero, 32768 60 ; MIPS32-AE: ori [[R2:\$([0-9]+|gp)]], $zero, 32768 75 ; MIPS32-AE: ori [[R2:\$([0-9]+|gp)]], $zero, 32768 79 ; MIPS32-AE: ori [[R2:\$([0-9]+|gp)]], $zero, 32768 159 ; MIPS32-AE: ori [[R2:\$([0-9]+|gp)]], $zero, 32768 163 ; MIPS32-AE: ori [[R2:\$([0-9]+|gp)]], $zero, 32768 178 ; MIPS32-AE: ori [[R2:\$([0-9]+|gp)]], $zero, 32768 182 ; MIPS32-AE: ori [[R2:\$([0-9]+|gp)]], $zero, 32768 262 ; MIPS32-AE: ori [[R2:\$([0-9]+|gp)]], $zero, 32768 266 ; MIPS32-AE: ori [[R2:\$([0-9]+|gp)]], $zero, 32768 [all …]
|
/external/llvm/test/CodeGen/Mips/llvm-ir/ |
D | ret.ll | 94 ; ALL-DAG: ori $2, $[[T0]], 1 106 ; GPR32-DAG: ori $3, $[[T0]], 1 121 ; GPR32-DAG: ori $2, $[[T0]], 1 137 ; GPR32-DAG: ori $2, $[[T0]], 1 138 ; GPR32-DAG: ori $3, $[[T1]], 2 140 ; GPR64-DAG: ori $[[T0:[0-9]+]], $zero, 32769
|