Home
last modified time | relevance | path

Searched refs:subopc (Results 1 – 7 of 7) sorted by relevance

/external/valgrind/VEX/priv/
Dhost_arm_defs.c2971 UInt instr, subopc; in emit_ARMInstr() local
2977 case ARMalu_ADD: subopc = X0100; break; in emit_ARMInstr()
2978 case ARMalu_ADC: subopc = X0101; break; in emit_ARMInstr()
2980 case ARMalu_SUB: subopc = X0010; break; in emit_ARMInstr()
2981 case ARMalu_SBC: subopc = X0110; break; in emit_ARMInstr()
2982 case ARMalu_AND: subopc = X0000; break; in emit_ARMInstr()
2983 case ARMalu_BIC: subopc = X1110; break; in emit_ARMInstr()
2984 case ARMalu_OR: subopc = X1100; break; in emit_ARMInstr()
2985 case ARMalu_XOR: subopc = X0001; break; in emit_ARMInstr()
2989 instr |= XXXXX___(X1110, (1 & (subopc >> 3)), in emit_ARMInstr()
[all …]
Dhost_x86_defs.c2075 Int subopc; in do_fop2_st() local
2077 case Xfp_ADD: subopc = 0; break; in do_fop2_st()
2078 case Xfp_SUB: subopc = 4; break; in do_fop2_st()
2079 case Xfp_MUL: subopc = 1; break; in do_fop2_st()
2080 case Xfp_DIV: subopc = 6; break; in do_fop2_st()
2084 p = doAMode_R_enc_enc(p, subopc, i); in do_fop2_st()
2132 UInt irno, opc, opc_rr, subopc_imm, opc_imma, opc_cl, opc_imm, subopc; in emit_X86Instr() local
2300 opc_cl = opc_imm = subopc = 0; in emit_X86Instr()
2302 case Xsh_SHR: opc_cl = 0xD3; opc_imm = 0xC1; subopc = 5; break; in emit_X86Instr()
2303 case Xsh_SAR: opc_cl = 0xD3; opc_imm = 0xC1; subopc = 7; break; in emit_X86Instr()
[all …]
Dhost_amd64_defs.c2418 UInt /*irno,*/ opc, opc_rr, subopc_imm, opc_imma, opc_cl, opc_imm, subopc; in emit_AMD64Instr() local
2613 opc_cl = opc_imm = subopc = 0; in emit_AMD64Instr()
2615 case Ash_SHR: opc_cl = 0xD3; opc_imm = 0xC1; subopc = 5; break; in emit_AMD64Instr()
2616 case Ash_SAR: opc_cl = 0xD3; opc_imm = 0xC1; subopc = 7; break; in emit_AMD64Instr()
2617 case Ash_SHL: opc_cl = 0xD3; opc_imm = 0xC1; subopc = 4; break; in emit_AMD64Instr()
2623 p = doAMode_R_enc_reg(p, subopc, i->Ain.Sh64.dst); in emit_AMD64Instr()
2628 p = doAMode_R_enc_reg(p, subopc, i->Ain.Sh64.dst); in emit_AMD64Instr()
2727 subopc = i->Ain.MulL.syned ? 5 : 4; in emit_AMD64Instr()
2732 p = doAMode_M_enc(p, subopc, i->Ain.MulL.src->Arm.Mem.am); in emit_AMD64Instr()
2737 p = doAMode_R_enc_reg(p, subopc, i->Ain.MulL.src->Arm.Reg.reg); in emit_AMD64Instr()
[all …]
Dguest_x86_toIR.c6091 UChar byte2, subopc; in dis_MMX() local
6095 subopc = toUChar( (byte2 >> 3) & 7 ); in dis_MMX()
6101 if (subopc == 2 /*SRL*/ && opc == 0x71) in dis_MMX()
6103 else if (subopc == 2 /*SRL*/ && opc == 0x72) in dis_MMX()
6105 else if (subopc == 2 /*SRL*/ && opc == 0x73) in dis_MMX()
6108 else if (subopc == 4 /*SAR*/ && opc == 0x71) in dis_MMX()
6110 else if (subopc == 4 /*SAR*/ && opc == 0x72) in dis_MMX()
6113 else if (subopc == 6 /*SHL*/ && opc == 0x71) in dis_MMX()
6115 else if (subopc == 6 /*SHL*/ && opc == 0x72) in dis_MMX()
6117 else if (subopc == 6 /*SHL*/ && opc == 0x73) in dis_MMX()
Dguest_amd64_toIR.c7654 UChar byte2, subopc; in dis_MMX() local
7658 subopc = toUChar( (byte2 >> 3) & 7 ); in dis_MMX()
7664 if (subopc == 2 /*SRL*/ && opc == 0x71) in dis_MMX()
7666 else if (subopc == 2 /*SRL*/ && opc == 0x72) in dis_MMX()
7668 else if (subopc == 2 /*SRL*/ && opc == 0x73) in dis_MMX()
7671 else if (subopc == 4 /*SAR*/ && opc == 0x71) in dis_MMX()
7673 else if (subopc == 4 /*SAR*/ && opc == 0x72) in dis_MMX()
7676 else if (subopc == 6 /*SHL*/ && opc == 0x71) in dis_MMX()
7678 else if (subopc == 6 /*SHL*/ && opc == 0x72) in dis_MMX()
7680 else if (subopc == 6 /*SHL*/ && opc == 0x73) in dis_MMX()
Dguest_arm64_toIR.c2552 UInt subopc = INSN(30,29); in dis_ARM64_data_processing_immediate() local
2556 if (subopc == BITS2(0,1) || (!is64 && hw >= 2)) { in dis_ARM64_data_processing_immediate()
2562 switch (subopc) { in dis_ARM64_data_processing_immediate()
Dguest_arm_toIR.c16269 UInt subopc = INSN(27,20) & BITS8(0,0,0,0,0, 1,1,1); in disInstr_ARM_WRK() local
16270 if (subopc != BITS4(0,0,0,1) && subopc != BITS4(0,1,0,1)) { in disInstr_ARM_WRK()
16280 switch (subopc) { in disInstr_ARM_WRK()