Home
last modified time | relevance | path

Searched refs:usub (Results 1 – 17 of 17) sorted by relevance

/external/llvm/test/CodeGen/AMDGPU/
Dusubo.ll5 declare { i32, i1 } @llvm.usub.with.overflow.i32(i32, i32) nounwind readnone
6 declare { i64, i1 } @llvm.usub.with.overflow.i64(i64, i64) nounwind readnone
13 %usub = call { i64, i1 } @llvm.usub.with.overflow.i64(i64 %a, i64 %b) nounwind
14 %val = extractvalue { i64, i1 } %usub, 0
15 %carry = extractvalue { i64, i1 } %usub, 1
28 %usub = call { i32, i1 } @llvm.usub.with.overflow.i32(i32 %a, i32 %b) nounwind
29 %val = extractvalue { i32, i1 } %usub, 0
30 %carry = extractvalue { i32, i1 } %usub, 1
44 %usub = call { i32, i1 } @llvm.usub.with.overflow.i32(i32 %a, i32 %b) nounwind
45 %val = extractvalue { i32, i1 } %usub, 0
[all …]
/external/llvm/test/CodeGen/Generic/
Doverflow.ll113 ;; usub
117 %usub = tail call { i8, i1 } @llvm.usub.with.overflow.i8(i8 %a, i8 %b)
118 %cmp = extractvalue { i8, i1 } %usub, 1
119 %usub.result = extractvalue { i8, i1 } %usub, 0
120 %X = select i1 %cmp, i8 %usub.result, i8 42
124 declare { i8, i1 } @llvm.usub.with.overflow.i8(i8, i8) nounwind readnone
128 %usub = tail call { i16, i1 } @llvm.usub.with.overflow.i16(i16 %a, i16 %b)
129 %cmp = extractvalue { i16, i1 } %usub, 1
130 %usub.result = extractvalue { i16, i1 } %usub, 0
131 %X = select i1 %cmp, i16 %usub.result, i16 42
[all …]
/external/libdrm/tests/
Ddrmtest.c65 const char *usub, *dnode; in drm_open_matching() local
82 usub = udev_device_get_subsystem(parent); in drm_open_matching()
84 if (!usub || (strcmp(usub, "pci") != 0)) in drm_open_matching()
/external/llvm/test/Transforms/GVN/
D2011-07-07-MatchIntrinsicExtract.ll20 %usub = tail call %0 @llvm.usub.with.overflow.i64(i64 %a, i64 %b)
21 %usub.0 = extractvalue %0 %usub, 0
80 declare %0 @llvm.usub.with.overflow.i64(i64, i64) nounwind readnone
/external/autotest/client/site_tests/graphics_GpuReset/src/
Dgpureset.c115 const char *usub, *dnode; in drm_open_matching() local
130 usub = udev_device_get_subsystem(parent); in drm_open_matching()
132 if (!usub || (strcmp(usub, "pci") != 0)) in drm_open_matching()
/external/eigen/Eigen/src/SparseLU/
DSparseLU_copy_to_ucol.h79 mem = memXpand<IndexVector>(glu.usub, glu.nzumax, nextu, USUB, glu.num_expansions); in copy_to_ucol()
87 … glu.usub(nextu) = perm_r(irow); // Unlike the L part, the U part is stored in its final order in copy_to_ucol()
DSparseLU_Memory.h184 || (expand<IndexVector> (glu.usub, glu.nzumax, 0, 1, num_expansions)<0) ) in memInit()
192 } while (!glu.lusup.size() || !glu.ucol.size() || !glu.lsub.size() || !glu.usub.size()); in memInit()
DSparseLU_Structs.h88 IndexVector usub; // row indices of U columns in ucol member
DSparseLU.h697 …Matrix<Scalar, ColMajor, Index> ( m, n, m_nnzU, m_glu.xusub.data(), m_glu.usub.data(), m_glu.ucol.… in factorize()
/external/llvm/test/Transforms/ConstProp/
Doverflow-ops.ll5 declare {i8, i1} @llvm.usub.with.overflow.i8(i8, i8)
35 ;; usub
40 %t = call {i8, i1} @llvm.usub.with.overflow.i8(i8 4, i8 2)
49 %t = call {i8, i1} @llvm.usub.with.overflow.i8(i8 4, i8 6)
/external/llvm/test/CodeGen/ARM/
Dintrinsics-overflow.ll31 %sadd = tail call { i32, i1 } @llvm.usub.with.overflow.i32(i32 %a, i32 %b)
56 declare { i32, i1 } @llvm.usub.with.overflow.i32(i32, i32) #3
/external/llvm/test/CodeGen/X86/
Dsub-with-overflow.ll28 %t = call {i32, i1} @llvm.usub.with.overflow.i32(i32 %v1, i32 %v2)
48 declare {i32, i1} @llvm.usub.with.overflow.i32(i32, i32)
Dxaluo.ll275 %t = call {i32, i1} @llvm.usub.with.overflow.i32(i32 %v1, i32 %v2)
287 %t = call {i64, i1} @llvm.usub.with.overflow.i64(i64 %v1, i64 %v2)
468 %t = call {i32, i1} @llvm.usub.with.overflow.i32(i32 %v1, i32 %v2)
479 %t = call {i64, i1} @llvm.usub.with.overflow.i64(i64 %v1, i64 %v2)
640 %t = call {i32, i1} @llvm.usub.with.overflow.i32(i32 %v1, i32 %v2)
657 %t = call {i64, i1} @llvm.usub.with.overflow.i64(i64 %v1, i64 %v2)
747 declare {i32, i1} @llvm.usub.with.overflow.i32(i32, i32) nounwind readnone
748 declare {i64, i1} @llvm.usub.with.overflow.i64(i64, i64) nounwind readnone
/external/llvm/test/CodeGen/AArch64/
Darm64-xaluo.ll173 %t = call {i32, i1} @llvm.usub.with.overflow.i32(i32 %v1, i32 %v2)
185 %t = call {i64, i1} @llvm.usub.with.overflow.i64(i64 %v1, i64 %v2)
345 %t = call {i32, i1} @llvm.usub.with.overflow.i32(i32 %v1, i32 %v2)
356 %t = call {i64, i1} @llvm.usub.with.overflow.i64(i64 %v1, i64 %v2)
523 %t = call {i32, i1} @llvm.usub.with.overflow.i32(i32 %v1, i32 %v2)
540 %t = call {i64, i1} @llvm.usub.with.overflow.i64(i64 %v1, i64 %v2)
665 declare {i32, i1} @llvm.usub.with.overflow.i32(i32, i32) nounwind readnone
666 declare {i64, i1} @llvm.usub.with.overflow.i64(i64, i64) nounwind readnone
/external/llvm/test/Transforms/InstSimplify/
Dcall.ll4 declare {i8, i1} @llvm.usub.with.overflow.i8(i8 %a, i8 %b)
26 %x = call {i8, i1} @llvm.usub.with.overflow.i8(i8 %V, i8 %V)
/external/llvm/test/Transforms/InstCombine/
Dintrinsics.ll12 declare %ov.result.32 @llvm.usub.with.overflow.i32(i32, i32) nounwind readnone
144 %x = call %ov.result.32 @llvm.usub.with.overflow.i32(i32 %A, i32 %B)
/external/llvm/docs/
DLangRef.rst10798 '``llvm.usub.with.overflow.*``' Intrinsics
10804 This is an overloaded intrinsic. You can use ``llvm.usub.with.overflow``
10809 declare {i16, i1} @llvm.usub.with.overflow.i16(i16 %a, i16 %b)
10810 declare {i32, i1} @llvm.usub.with.overflow.i32(i32 %a, i32 %b)
10811 declare {i64, i1} @llvm.usub.with.overflow.i64(i64 %a, i64 %b)
10816 The '``llvm.usub.with.overflow``' family of intrinsic functions perform
10832 The '``llvm.usub.with.overflow``' family of intrinsic functions perform
10843 %res = call {i32, i1} @llvm.usub.with.overflow.i32(i32 %a, i32 %b)