Home
last modified time | relevance | path

Searched refs:variant (Results 1 – 25 of 119) sorted by relevance

12345

/toolchain/binutils/binutils-2.25/gas/testsuite/gas/aarch64/
Dverbose-error.l6 [^:]*:5: Info: other valid variant\(s\):
27 [^:]*:13: Info: other valid variant\(s\):
38 [^:]*:15: Info: other valid variant\(s\):
49 [^:]*:18: Info: other valid variant\(s\):
64 [^:]*:22: Info: other valid variant\(s\):
77 [^:]*:26: Info: other valid variant\(s\):
91 [^:]*:30: Info: other valid variant\(s\):
106 [^:]*:34: Info: other valid variant\(s\):
123 [^:]*:42: Info: other valid variant\(s\):
133 [^:]*:46: Info: other valid variant\(s\):
[all …]
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/arm/
Dmsr-reg-bad.d1 # name: Cannot use flag-variant of PSR on v7m and v6m.
Dpic.d5 # VxWorks needs a special variant of this file.
Dtls_vxworks.d5 # This is the VxWorks variant of this file.
Dtls.d5 # VxWorks needs a special variant of this file.
Dunwind_vxworks.d3 # This is the VxWorks variant of this file.
Dunwind.d5 # VxWorks needs a special variant of this file.
Darch4t.d4 # EABI targets have their own variant.
Dthumb.d5 # EABI targets have their own variant.
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/sh/sh64/
Dcrange4-1.d4 #name: .cranges descriptors with final variant.
/toolchain/binutils/binutils-2.25/ld/testsuite/ld-mmix/
Dsec-12.d10 # variant of sec-5.d with the lop_loc having a misalignment, followed
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/cris/
Dbwtest-err-1.s5 ; A variant of exbwtest.s. This is an example of invalid use of the broken-
/toolchain/binutils/binutils-2.25/gas/doc/
Dc-cris.texi50 environments without such a symbol prefix. The variant used for
51 GNU/Linux port has no symbol prefix. Which variant to produce
75 @cindex Architecture variant option, CRIS
76 @cindex CRIS architecture variant option
85 All instructions and register names for any architecture variant
311 A variant of @samp{GOTPLT} giving a 16-bit value. Its
Dc-h8300.texi151 Recognize and emit additional instructions for the H8/300H variant, and
156 Recognize and emit additional instructions for the H8S variant, and
161 Recognize and emit additional instructions for the H8/300H variant in
166 Recognize and emit additional instructions for the H8S variant in
Dc-mips.texi829 This variant is used to indicate that floating-point is not used within
834 This variant indicates that double-precision support is used. For 64-bit
840 This variant indicates that single-precision support is used. Double
844 This variant indicates that although floating-point support is used all
849 This variant existed as an initial attempt at supporting 64-bit wide
854 This variant is used by 32-bit ABIs to indicate that the floating-point
857 support is used. Only O32 currently supports this variant and requires
861 This variant is used by 32-bit ABIs to indicate that the floating-point
864 variant and requires a minimum architecture of MIPS32r2.
867 This variant is used by 32-bit ABIs to indicate that the floating-point
[all …]
Dc-arc.texi37 This option selects the core processor variant. Using
68 variant from within assembly code.
152 the register in the auxiliary register memory map for the variant of
Dc-rl78.texi32 Mark the generated binary as targeting the G10 variant of the RL78
Dc-ppc.texi32 instructions each variant supports, please see the chip's architecture
/toolchain/binutils/binutils-2.25/config/
Dgc++filt.m416 # FIXME: Maybe need TARGET variant, though c++filt should be target
Dacinclude.m450 dnl Transform the name of the compiler to it's cross variant, unless
147 dnl Transform the name of the compiler to it's cross variant, unless
435 dnl Transform the name of the compiler to it's cross variant, unless
Dpo.m4158 # b. a variant of presentlang (because in this case,
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/mn10300/
Dam33-2.c193 #define def_am_insn(insname, variant, size, word, funcs...) \ argument
194 define_insn(insname ## _ ## variant, \
199 #define am_insn(insname, variant) insn (insname ## _ ## variant) argument
/toolchain/binutils/binutils-2.25/opcodes/
Dnds32-asm.h206 int variant; member
Dnds32-asm.c1510 opc->variant = opt; in build_opcode_syntax()
2105 int variant = 0; in parse_insn() local
2168 if ((1 << (opt++)) & variant) in parse_insn()
2193 variant++; in parse_insn()
2195 while (variant < (1 << opc->variant)); in parse_insn()
/toolchain/binutils/binutils-2.25/ld/testsuite/
DChangeLog-20121382 Loosen CFI-matching regexps so they match x86_64-*-nacl* variant too.
1385 Loosen CFI-matching regexp so it matches x86_64-*-nacl* variant too.
1698 * ld-arm/tls-gdesc-got.d: Match variant file formats too.
1701 * ld-arm/thumb2-b-interwork.d: Match variant file formats too.
1708 * ld-arm/arm-app.r: Match variant file formats too.
1816 * ld-i386/hidden2.d: Loosen regexps to match any file format variant,
1864 * ld-x86-64/ilp32-8.d: Match any file format variant.
1865 Use a -Ttext and adjust expected results, to handle variant layouts.
2053 * ld-selective/selective.exp: Test m68hc1* variant of m6811, m6812.

12345