Home
last modified time | relevance | path

Searched defs:CondCode (Results 1 – 24 of 24) sorted by relevance

/external/llvm/lib/Target/Lanai/
DLanaiCondCode.h10 enum CondCode { enum
DLanaiInstrInfo.cpp525 unsigned CondCode = MI.getOperand(3).getImm(); in optimizeSelect() local
/external/swiftshader/third_party/LLVM/lib/Target/Mips/InstPrinter/
DMipsInstPrinter.h33 enum CondCode { enum
/external/llvm/lib/Target/Mips/InstPrinter/
DMipsInstPrinter.h33 enum CondCode { enum
/external/swiftshader/third_party/LLVM/lib/Target/X86/
DX86InstrInfo.h32 enum CondCode { enum
DX86ISelLowering.cpp8649 unsigned CondCode =cast<ConstantSDNode>(Cond.getOperand(0))->getZExtValue(); in LowerSELECT() local
8730 unsigned CondCode = cast<ConstantSDNode>(CC)->getZExtValue(); in LowerSELECT() local
/external/llvm/lib/Target/X86/
DX86InstrInfo.h33 enum CondCode { enum
DX86ISelLowering.cpp15836 unsigned CondCode =cast<ConstantSDNode>(Cond.getOperand(0))->getZExtValue(); in LowerSELECT() local
15964 unsigned CondCode = cast<ConstantSDNode>(CC)->getZExtValue(); in LowerSELECT() local
/external/swiftshader/third_party/LLVM/lib/Target/MBlaze/
DMBlazeInstrInfo.h39 enum CondCode { enum
/external/swiftshader/third_party/LLVM/lib/Target/XCore/
DXCoreInstrInfo.cpp32 enum CondCode { enum
/external/llvm/lib/Target/XCore/
DXCoreInstrInfo.cpp38 enum CondCode { enum
/external/llvm/lib/Target/Lanai/AsmParser/
DLanaiAsmParser.cpp1030 LPCC::CondCode CondCode = in splitMnemonic() local
1050 LPCC::CondCode CondCode = LPCC::suffixToLanaiCondCode(Mnemonic); in splitMnemonic() local
/external/llvm/lib/Target/AArch64/Utils/
DAArch64BaseInfo.h193 enum CondCode { // Meaning (integer) Meaning (floating-point) enum
/external/swiftshader/third_party/LLVM/include/llvm/CodeGen/
DISDOpcodes.h712 enum CondCode { enum
/external/swiftshader/third_party/LLVM/lib/Target/PowerPC/
DPPCISelDAGToDAG.cpp1059 SDValue CondCode = SelectCC(N->getOperand(2), N->getOperand(3), CC, dl); in Select() local
/external/llvm/include/llvm/CodeGen/
DISDOpcodes.h850 enum CondCode { enum
/external/swiftshader/third_party/LLVM/lib/Target/ARM/
DARMISelLowering.cpp1029 static void FPCCToARMCC(ISD::CondCode CC, ARMCC::CondCodes &CondCode, in FPCCToARMCC()
2689 ARMCC::CondCodes CondCode = IntCCToARMCC(CC); in getARMCmp() local
2801 ARMCC::CondCodes CondCode, CondCode2; in LowerSELECT_CC() local
2925 ARMCC::CondCodes CondCode = IntCCToARMCC(CC); in OptimizeVFPBrcond() local
2961 ARMCC::CondCodes CondCode, CondCode2; in LowerBR_CC() local
/external/llvm/lib/Target/ARM/
DARMISelLowering.cpp1346 static void FPCCToARMCC(ISD::CondCode CC, ARMCC::CondCodes &CondCode, in FPCCToARMCC()
3462 ARMCC::CondCodes CondCode = IntCCToARMCC(CC); in getARMCmp() local
3648 static void checkVSELConstraints(ISD::CondCode CC, ARMCC::CondCodes &CondCode, in checkVSELConstraints()
3892 ARMCC::CondCodes CondCode = IntCCToARMCC(CC); in LowerSELECT_CC() local
3906 ARMCC::CondCodes CondCode, CondCode2; in LowerSELECT_CC() local
4050 ARMCC::CondCodes CondCode = IntCCToARMCC(CC); in OptimizeVFPBrcond() local
4097 ARMCC::CondCodes CondCode, CondCode2; in LowerBR_CC() local
DARMBaseInstrInfo.cpp1917 unsigned CondCode = MI.getOperand(3).getImm(); in optimizeSelect() local
/external/mesa3d/src/gallium/drivers/nv50/codegen/
Dnv50_ir.h168 enum CondCode enum
/external/llvm/lib/Target/AArch64/
DAArch64ISelLowering.cpp986 unsigned CondCode = MI.getOperand(3).getImm(); in EmitF128CSEL() local
1079 AArch64CC::CondCode &CondCode, in changeFPCCToAArch64CC()
1142 AArch64CC::CondCode &CondCode, in changeFPCCToANDAArch64CC()
1172 AArch64CC::CondCode &CondCode, in changeVectorFPCCToAArch64CC()
/external/llvm/lib/Target/Mips/
DMipsSEISelLowering.cpp1005 ISD::CondCode CondCode = cast<CondCodeSDNode>(Op0->getOperand(2))->get(); in performVSELECTCombine() local
/external/llvm/lib/Target/PowerPC/
DPPCISelDAGToDAG.cpp2969 SDValue CondCode = SelectCC(N->getOperand(2), N->getOperand(3), CC, dl); in Select() local
/external/llvm/lib/Target/AArch64/AsmParser/
DAArch64AsmParser.cpp257 struct CondCodeOp CondCode; member