Home
last modified time | relevance | path

Searched defs:Subs (Results 1 – 16 of 16) sorted by relevance

/external/llvm/lib/MC/
DMCRegisterInfo.cpp32 for (MCSubRegIterator Subs(Reg, this); Subs.isValid(); ++Subs, ++SRI) in getSubReg() local
43 for (MCSubRegIterator Subs(Reg, this); Subs.isValid(); ++Subs, ++SRI) in getSubRegIndex() local
/external/vixl/examples/aarch32/
Dpi.cc70 __ Subs(r0, r0, 1); in GenerateApproximatePi() local
/external/eigen/Eigen/src/Core/
DBandMatrix.h30 Subs = internal::traits<Derived>::Subs, enumerator
/external/llvm/lib/Support/
DCommandLine.cpp1710 SmallVectorImpl<std::pair<const char *, SubCommand *>> &Subs) { in sortSubCommands()
1734 void printSubCommands(StrSubCommandPairVector &Subs, size_t MaxSubLen) { in printSubCommands()
1762 StrSubCommandPairVector Subs; in operator =() local
2119 auto &Subs = GlobalParser->RegisteredSubCommands; in getRegisteredOptions() local
/external/llvm/include/llvm/Support/
DCommandLine.h254 SmallPtrSet<SubCommand *, 4> Subs; // The subcommands this option belongs to. variable
/external/v8/src/compiler/arm64/
Dcode-generator-arm64.cc1106 __ Subs(i.OutputRegister(), i.InputOrZeroRegister64(0), in AssembleArchInstruction() local
1115 __ Subs(i.OutputRegister32(), i.InputOrZeroRegister32(0), in AssembleArchInstruction() local
/external/v8/src/full-codegen/arm64/
Dfull-codegen-arm64.cc177 __ Subs(x2, x2, 1); in Generate() local
370 __ Subs(x3, x3, Smi::FromInt(delta)); in EmitProfilingCounterDecrement() local
1803 __ Subs(x10, left, right); in EmitInlineSmiBinaryOp() local
/external/v8/src/crankshaft/arm64/
Dlithium-codegen-arm64.cc879 __ Subs(x1, x1, 1); in DeoptimizeBranch() local
1568 __ Subs(length, length, 1); in DoApplyArguments() local
5172 __ Subs(result, left, right); in DoSubI() local
5186 __ Subs(result, left, right); in DoSubS() local
/external/v8/src/regexp/arm64/
Dregexp-macro-assembler-arm64.cc765 __ Subs(x10, csp, x10); in GetCode() local
/external/v8/src/arm64/
Dmacro-assembler-arm64-inl.h189 void MacroAssembler::Subs(const Register& rd, in Subs() function
Dcode-stubs-arm64.cc2722 __ Subs(length_delta, scratch1, scratch2); in GenerateCompareFlatOneByteStrings() local
2739 __ Subs(result, length_delta, 0); in GenerateCompareFlatOneByteStrings() local
4040 __ Subs(x0, x0, x3); in Generate() local
Dmacro-assembler-arm64.cc1044 __ Subs(temp, temp, 1); in PushMultipleTimes() local
/external/vixl/src/aarch64/
Dmacro-assembler-aarch64.cc1395 void MacroAssembler::Subs(const Register& rd, in Subs() function in vixl::aarch64::MacroAssembler
/external/v8/src/builtins/arm64/
Dbuiltins-arm64.cc146 __ Subs(x4, x4, 1); in Generate_MathMaxMin() local
/external/vixl/test/aarch32/
Dtest-assembler-aarch32.cc3212 __ Subs(r0, r0, 0); in TEST() local
/external/vixl/src/aarch32/
Dmacro-assembler-aarch32.h4710 void Subs(Condition cond, Register rd, Register rn, const Operand& operand) { in Subs() function
4720 void Subs(Register rd, Register rn, const Operand& operand) { in Subs() function