/external/apache-commons-math/src/main/java/org/apache/commons/math/ode/ |
D | ContinuousOutputModel.java | 312 final double dt1 = time - tMax; in setInterpolatedTime() local
|
/external/vixl/src/aarch32/ |
D | macro-assembler-aarch32.h | 6374 Condition cond, DataType dt1, DataType dt2, DRegister rd, SRegister rm) { in Vcvt() 6383 void Vcvt(DataType dt1, DataType dt2, DRegister rd, SRegister rm) { in Vcvt() 6388 Condition cond, DataType dt1, DataType dt2, SRegister rd, DRegister rm) { in Vcvt() 6397 void Vcvt(DataType dt1, DataType dt2, SRegister rd, DRegister rm) { in Vcvt() 6402 DataType dt1, in Vcvt() 6416 DataType dt1, DataType dt2, DRegister rd, DRegister rm, int32_t fbits) { in Vcvt() 6421 DataType dt1, in Vcvt() 6435 DataType dt1, DataType dt2, QRegister rd, QRegister rm, int32_t fbits) { in Vcvt() 6440 DataType dt1, in Vcvt() 6454 DataType dt1, DataType dt2, SRegister rd, SRegister rm, int32_t fbits) { in Vcvt() [all …]
|
D | assembler-aarch32.cc | 693 Dt_op_1::Dt_op_1(DataType dt1, DataType dt2) { in Dt_op_1() 777 Dt_op_U_1::Dt_op_U_1(DataType dt1, DataType dt2) { in Dt_op_U_1() 15039 Condition cond, DataType dt1, DataType dt2, DRegister rd, SRegister rm) { in vcvt() 15076 Condition cond, DataType dt1, DataType dt2, SRegister rd, DRegister rm) { in vcvt() 15122 DataType dt1, in vcvt() 15226 DataType dt1, in vcvt() 15262 DataType dt1, in vcvt() 15344 Condition cond, DataType dt1, DataType dt2, DRegister rd, DRegister rm) { in vcvt() 15372 Condition cond, DataType dt1, DataType dt2, QRegister rd, QRegister rm) { in vcvt() 15400 Condition cond, DataType dt1, DataType dt2, DRegister rd, QRegister rm) { in vcvt() [all …]
|
D | assembler-aarch32.h | 4144 void vcvt(DataType dt1, DataType dt2, DRegister rd, SRegister rm) { in vcvt() 4150 void vcvt(DataType dt1, DataType dt2, SRegister rd, DRegister rm) { in vcvt() 4161 DataType dt1, DataType dt2, DRegister rd, DRegister rm, int32_t fbits) { in vcvt() 4172 DataType dt1, DataType dt2, QRegister rd, QRegister rm, int32_t fbits) { in vcvt() 4183 DataType dt1, DataType dt2, SRegister rd, SRegister rm, int32_t fbits) { in vcvt() 4189 void vcvt(DataType dt1, DataType dt2, DRegister rd, DRegister rm) { in vcvt() 4195 void vcvt(DataType dt1, DataType dt2, QRegister rd, QRegister rm) { in vcvt() 4201 void vcvt(DataType dt1, DataType dt2, DRegister rd, QRegister rm) { in vcvt() 4207 void vcvt(DataType dt1, DataType dt2, QRegister rd, DRegister rm) { in vcvt() 4213 void vcvt(DataType dt1, DataType dt2, SRegister rd, SRegister rm) { in vcvt() [all …]
|
D | disasm-aarch32.cc | 4444 Condition cond, DataType dt1, DataType dt2, DRegister rd, SRegister rm) { in vcvt() 4451 Condition cond, DataType dt1, DataType dt2, SRegister rd, DRegister rm) { in vcvt() 4458 DataType dt1, in vcvt() 4470 DataType dt1, in vcvt() 4482 DataType dt1, in vcvt() 4494 Condition cond, DataType dt1, DataType dt2, DRegister rd, DRegister rm) { in vcvt() 4501 Condition cond, DataType dt1, DataType dt2, QRegister rd, QRegister rm) { in vcvt() 4508 Condition cond, DataType dt1, DataType dt2, DRegister rd, QRegister rm) { in vcvt() 4515 Condition cond, DataType dt1, DataType dt2, QRegister rd, DRegister rm) { in vcvt() 4522 Condition cond, DataType dt1, DataType dt2, SRegister rd, SRegister rm) { in vcvt() [all …]
|
/external/icu/icu4c/source/test/intltest/ |
D | dtfmttst.cpp | 3591 UDate dt1 = date(2008-1900, UCAL_JUNE, 10, 12, 00); in Test6338() local 3913 UDate dt1 = fmt1->parse(in, status); in TestISOEra() local
|
/external/icu/android_icu4j/src/main/tests/android/icu/dev/test/format/ |
D | DateFormatTest.java | 3986 Date dt1; in TestISOEra() local
|
/external/icu/icu4j/main/tests/core/src/com/ibm/icu/dev/test/format/ |
D | DateFormatTest.java | 3985 Date dt1; in TestISOEra() local
|