Home
last modified time | relevance | path

Searched refs:Ldrb (Results 1 – 8 of 8) sorted by relevance

/art/compiler/utils/arm/
Dassembler_arm_vixl.cc319 ___ Ldrb(dest, MemOperand(base, offset)); in LoadFromOffset() local
Djni_macro_assembler_arm_vixl.cc687 ___ Ldrb(dest.AsVIXLRegister(), MemOperand(base, offset)); in Load() local
/art/compiler/utils/arm64/
Djni_macro_assembler_arm64.cc226 ___ Ldrb(reg_w(dest), MEM_OP(reg_x(base), offset)); in LoadWFromOffset() local
267 ___ Ldrb(reg_w(dest.AsOverlappingWRegister()), MEM_OP(reg_x(base), offset)); in Load() local
/art/compiler/linker/arm/
Drelative_patcher_thumb2.cc298 __ Ldrb(ip, ldr_address); // Load the LDR (register) byte with "00 | imm2 | Rm", in CompileBakerReadBarrierThunk() local
/art/compiler/optimizing/
Dintrinsics_arm64.cc1434 __ Ldrb(temp4, MemOperand(temp1.X(), c_char_size, PostIndex)); in VisitStringCompareTo() local
2089 __ Ldrb(tmp1, MemOperand(src_ptr, c_char_size, PostIndex)); in VisitStringGetCharsNoCheck() local
Dintrinsics_arm_vixl.cc1684 __ Ldrb(temp_reg, MemOperand(temp1, c_char_size, PostIndex)); in VisitStringCompareTo() local
2946 __ Ldrb(temp, MemOperand(src_ptr, c_char_size, PostIndex)); in VisitStringGetCharsNoCheck() local
Dcode_generator_arm64.cc1922 __ Ldrb(Register(dst), src); in Load() local
2866 __ Ldrb(Register(OutputCPURegister(instruction)), in VisitArrayGet() local
2896 __ Ldrb(Register(OutputCPURegister(instruction)), in VisitArrayGet() local
Dcode_generator_arm_vixl.cc6192 __ Ldrb(cond, RegisterFrom(out_loc), mem_address); in LoadFromShiftedRegOffset() local
6378 __ Ldrb(RegisterFrom(out_loc), MemOperand(temp, RegisterFrom(index), vixl32::LSL, 0)); in VisitArrayGet() local