Home
last modified time | relevance | path

Searched refs:ANDNP (Results 1 – 8 of 8) sorted by relevance

/external/swiftshader/third_party/LLVM/lib/Target/X86/
DX86ISelLowering.h180 ANDNP, enumerator
DX86InstrFragmentsSIMD.td62 def X86andnp : SDNode<"X86ISD::ANDNP",
DX86ISelLowering.cpp10660 case X86ISD::ANDNP: return "X86ISD::ANDNP"; in getTargetNodeName()
13362 return DAG.getNode(X86ISD::ANDNP, DL, VT, N0.getOperand(0), N1); in PerformAndCombine()
13368 return DAG.getNode(X86ISD::ANDNP, DL, VT, N1.getOperand(0), N0); in PerformAndCombine()
13394 if (N0.getOpcode() == X86ISD::ANDNP) in PerformOrCombine()
13397 if (N0.getOpcode() == ISD::AND && N1.getOpcode() == X86ISD::ANDNP) { in PerformOrCombine()
DX86GenFastISel.inc2318 // FastEmit functions for X86ISD::ANDNP.
3682 case X86ISD::ANDNP: return FastEmit_X86ISD_ANDNP_rr(VT, RetVT, Op0, Op0IsKill, Op1, Op1IsKill);
DX86GenDAGISel.inc43040 /*SwitchOpcode*/ 127|128,2/*383*/, TARGET_VAL(X86ISD::ANDNP),// ->90340
/external/llvm/lib/Target/X86/
DX86ISelLowering.h188 ANDNP, enumerator
DX86InstrFragmentsSIMD.td93 def X86andnp : SDNode<"X86ISD::ANDNP",
DX86ISelLowering.cpp7454 V2 = DAG.getBitcast(VT, DAG.getNode(X86ISD::ANDNP, DL, MaskVT, in lowerVectorShuffleAsBitBlend()
22126 case X86ISD::ANDNP: return "X86ISD::ANDNP"; in getTargetNodeName()
27991 return DAG.getNode(X86ISD::ANDNP, DL, VT, N00, N1); in combineANDXORWithAllOnesIntoANDNP()
28309 if (N0.getOpcode() == X86ISD::ANDNP) in combineLogicBlendIntoPBLENDV()
28312 if (N0.getOpcode() != ISD::AND || N1.getOpcode() != X86ISD::ANDNP) in combineLogicBlendIntoPBLENDV()
29794 case X86ISD::FANDN: IntOpcode = X86ISD::ANDNP; break; in lowerX86FPLogicOp()