Home
last modified time | relevance | path

Searched refs:APSR_g (Results 1 – 19 of 19) sorted by relevance

/external/llvm/test/CodeGen/ARM/
Dspecial-reg-acore.ll31 ; ACORE: msr APSR_g, r0
35 ; ACORE: msr APSR_g, r0
/external/vixl/src/aarch32/
Dinstructions-aarch32.cc224 case APSR_g: in GetName()
Dinstructions-aarch32.h839 APSR_g = 0x04, enumerator
844 CPSR_s = APSR_g,
/external/vixl/test/aarch32/
Dtest-simulator-cond-rd-rn-rm-a32-sel.cc474 __ Msr(APSR_g, ge_bits); in TestHelper()
Dtest-simulator-cond-rd-rn-rm-a32-q.cc481 __ Msr(APSR_g, ge_bits); in TestHelper()
Dtest-simulator-cond-rd-rn-rm-t32-sel.cc474 __ Msr(APSR_g, ge_bits); in TestHelper()
Dtest-simulator-cond-rd-rn-rm-t32-q.cc481 __ Msr(APSR_g, ge_bits); in TestHelper()
Dtest-simulator-cond-rd-rn-rm-t32-ge.cc497 __ Msr(APSR_g, ge_bits); in TestHelper()
Dtest-simulator-cond-rd-rn-rm-a32-ge.cc497 __ Msr(APSR_g, ge_bits); in TestHelper()
Dtest-simulator-cond-rd-rn-rm-t32.cc1583 __ Msr(APSR_g, ge_bits); in TestHelper()
Dtest-simulator-cond-rd-rn-rm-a32.cc1585 __ Msr(APSR_g, ge_bits); in TestHelper()
/external/swiftshader/third_party/LLVM/test/MC/Disassembler/ARM/
Dbasic-arm-instructions.txt748 # CHECK: msr APSR_g, #5
778 # CHECK: msr APSR_g, r0
Dthumb2.txt1002 # CHECK: msr APSR_g, r2
/external/llvm/test/MC/Disassembler/ARM/
Dbasic-arm-instructions.txt849 # CHECK: msr APSR_g, #5
883 # CHECK: msr APSR_g, r0
Dthumb2.txt1119 # CHECK: msr APSR_g, r2
/external/swiftshader/third_party/LLVM/test/MC/ARM/
Dbasic-arm-instructions.s927 @ CHECK: msr APSR_g, #5 @ encoding: [0x05,0xf0,0x24,0xe3]
957 @ CHECK: msr APSR_g, r0 @ encoding: [0x00,0xf0,0x24,0xe1]
Dbasic-thumb2-instructions.s1192 @ CHECK: msr APSR_g, r2 @ encoding: [0x82,0xf3,0x00,0x84]
/external/llvm/test/MC/ARM/
Dbasic-arm-instructions.s1450 @ CHECK: msr APSR_g, #5 @ encoding: [0x05,0xf0,0x24,0xe3]
1487 @ CHECK: msr APSR_g, r0 @ encoding: [0x00,0xf0,0x24,0xe1]
Dbasic-thumb2-instructions.s1576 @ CHECK: msr APSR_g, r2 @ encoding: [0x82,0xf3,0x00,0x84]