Home
last modified time | relevance | path

Searched refs:ATOMIC_LOAD_MIN (Results 1 – 24 of 24) sorted by relevance

/external/swiftshader/third_party/LLVM/include/llvm/CodeGen/
DISDOpcodes.h627 ATOMIC_LOAD_MIN, enumerator
DSelectionDAGNodes.h975 N->getOpcode() == ISD::ATOMIC_LOAD_MIN ||
1060 N->getOpcode() == ISD::ATOMIC_LOAD_MIN ||
/external/llvm/include/llvm/CodeGen/
DISDOpcodes.h734 ATOMIC_LOAD_MIN, enumerator
DSelectionDAGNodes.h1109 N->getOpcode() == ISD::ATOMIC_LOAD_MIN ||
1190 N->getOpcode() == ISD::ATOMIC_LOAD_MIN ||
/external/llvm/lib/CodeGen/SelectionDAG/
DSelectionDAGDumper.cpp73 case ISD::ATOMIC_LOAD_MIN: return "AtomicLoadMin"; in getOperationName()
DLegalizeIntegerTypes.cpp148 case ISD::ATOMIC_LOAD_MIN: in PromoteIntegerResult()
1343 case ISD::ATOMIC_LOAD_MIN: in ExpandIntegerResult()
DSelectionDAG.cpp472 case ISD::ATOMIC_LOAD_MIN: in AddNodeIDCustom()
4914 Opcode == ISD::ATOMIC_LOAD_MIN || in getAtomic()
DLegalizeDAG.cpp3773 case ISD::ATOMIC_LOAD_MIN: in ConvertNodeToLibcall()
DSelectionDAGBuilder.cpp3942 case AtomicRMWInst::Min: NT = ISD::ATOMIC_LOAD_MIN; break; in visitAtomicRMW()
/external/llvm/lib/Target/Mips/
DMips16ISelLowering.cpp140 setOperationAction(ISD::ATOMIC_LOAD_MIN, MVT::i32, Expand); in Mips16TargetLowering()
/external/llvm/lib/Target/AMDGPU/
DSIISelLowering.cpp250 setTargetDAGCombine(ISD::ATOMIC_LOAD_MIN); in SITargetLowering()
3016 case ISD::ATOMIC_LOAD_MIN: in PerformDAGCombine()
/external/llvm/lib/CodeGen/
DTargetLoweringBase.cpp750 OP_TO_LIBCALL(ISD::ATOMIC_LOAD_MIN, SYNC_FETCH_AND_MIN) in getSYNC()
/external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/
DLegalizeIntegerTypes.cpp130 case ISD::ATOMIC_LOAD_MIN: in PromoteIntegerResult()
1124 case ISD::ATOMIC_LOAD_MIN: in ExpandIntegerResult()
DSelectionDAG.cpp432 case ISD::ATOMIC_LOAD_MIN: in AddNodeIDCustom()
3936 Opcode == ISD::ATOMIC_LOAD_MIN || in getAtomic()
5884 case ISD::ATOMIC_LOAD_MIN: return "AtomicLoadMin"; in getOperationName()
DDAGCombiner.cpp7135 case ISD::ATOMIC_LOAD_MIN: in visitMEMBARRIER()
7161 case ISD::ATOMIC_LOAD_MIN: in visitMEMBARRIER()
DLegalizeDAG.cpp3052 case ISD::ATOMIC_LOAD_MIN: in ExpandNode()
DSelectionDAGBuilder.cpp3370 case AtomicRMWInst::Min: NT = ISD::ATOMIC_LOAD_MIN; break; in visitAtomicRMW()
/external/swiftshader/third_party/LLVM/include/llvm/Target/
DTargetSelectionDAG.td432 def atomic_load_min : SDNode<"ISD::ATOMIC_LOAD_MIN", SDTAtomic2,
/external/llvm/include/llvm/Target/
DTargetSelectionDAG.td512 def atomic_load_min : SDNode<"ISD::ATOMIC_LOAD_MIN", SDTAtomic2,
/external/llvm/lib/Target/SystemZ/
DSystemZISelLowering.cpp211 setOperationAction(ISD::ATOMIC_LOAD_MIN, MVT::i32, Custom); in SystemZTargetLowering()
4547 case ISD::ATOMIC_LOAD_MIN: in LowerOperation()
/external/swiftshader/third_party/LLVM/lib/Target/ARM/
DARMISelLowering.cpp646 setOperationAction(ISD::ATOMIC_LOAD_MIN, MVT::i32, Expand); in ARMTargetLowering()
/external/llvm/lib/Target/ARM/
DARMISelLowering.cpp878 setOperationAction(ISD::ATOMIC_LOAD_MIN, MVT::i32, Expand); in ARMTargetLowering()
/external/llvm/lib/Target/X86/
DX86ISelLowering.cpp22033 case ISD::ATOMIC_LOAD_MIN: in ReplaceNodeResults()
/external/swiftshader/third_party/LLVM/lib/Target/X86/
DX86GenDAGISel.inc33233 /*SwitchOpcode*/ 72, TARGET_VAL(ISD::ATOMIC_LOAD_MIN),// ->69110