Home
last modified time | relevance | path

Searched refs:ATOMIC_LOAD_NAND (Results 1 – 25 of 25) sorted by relevance

/external/swiftshader/third_party/LLVM/include/llvm/CodeGen/
DISDOpcodes.h626 ATOMIC_LOAD_NAND, enumerator
DSelectionDAGNodes.h974 N->getOpcode() == ISD::ATOMIC_LOAD_NAND ||
1059 N->getOpcode() == ISD::ATOMIC_LOAD_NAND ||
/external/llvm/include/llvm/CodeGen/
DISDOpcodes.h733 ATOMIC_LOAD_NAND, enumerator
DSelectionDAGNodes.h1108 N->getOpcode() == ISD::ATOMIC_LOAD_NAND ||
1189 N->getOpcode() == ISD::ATOMIC_LOAD_NAND ||
/external/llvm/lib/CodeGen/SelectionDAG/
DSelectionDAGDumper.cpp72 case ISD::ATOMIC_LOAD_NAND: return "AtomicLoadNand"; in getOperationName()
DLegalizeIntegerTypes.cpp147 case ISD::ATOMIC_LOAD_NAND: in PromoteIntegerResult()
1342 case ISD::ATOMIC_LOAD_NAND: in ExpandIntegerResult()
DSelectionDAG.cpp471 case ISD::ATOMIC_LOAD_NAND: in AddNodeIDCustom()
4913 Opcode == ISD::ATOMIC_LOAD_NAND || in getAtomic()
DLegalizeDAG.cpp3772 case ISD::ATOMIC_LOAD_NAND: in ConvertNodeToLibcall()
DSelectionDAGBuilder.cpp3938 case AtomicRMWInst::Nand: NT = ISD::ATOMIC_LOAD_NAND; break; in visitAtomicRMW()
/external/llvm/lib/Target/Mips/
DMips16ISelLowering.cpp139 setOperationAction(ISD::ATOMIC_LOAD_NAND, MVT::i32, Expand); in Mips16TargetLowering()
/external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/
DLegalizeIntegerTypes.cpp129 case ISD::ATOMIC_LOAD_NAND: in PromoteIntegerResult()
1123 case ISD::ATOMIC_LOAD_NAND: in ExpandIntegerResult()
1238 case ISD::ATOMIC_LOAD_NAND: in ExpandAtomic()
DSelectionDAG.cpp431 case ISD::ATOMIC_LOAD_NAND: in AddNodeIDCustom()
3935 Opcode == ISD::ATOMIC_LOAD_NAND || in getAtomic()
5883 case ISD::ATOMIC_LOAD_NAND: return "AtomicLoadNand"; in getOperationName()
DLegalizeDAG.cpp2948 case ISD::ATOMIC_LOAD_NAND: in ExpandAtomic()
3051 case ISD::ATOMIC_LOAD_NAND: in ExpandNode()
DDAGCombiner.cpp7134 case ISD::ATOMIC_LOAD_NAND: in visitMEMBARRIER()
7160 case ISD::ATOMIC_LOAD_NAND: in visitMEMBARRIER()
DSelectionDAGBuilder.cpp3366 case AtomicRMWInst::Nand: NT = ISD::ATOMIC_LOAD_NAND; break; in visitAtomicRMW()
/external/llvm/lib/Target/AMDGPU/
DSIISelLowering.cpp249 setTargetDAGCombine(ISD::ATOMIC_LOAD_NAND); in SITargetLowering()
3015 case ISD::ATOMIC_LOAD_NAND: in PerformDAGCombine()
/external/llvm/lib/CodeGen/
DTargetLoweringBase.cpp747 OP_TO_LIBCALL(ISD::ATOMIC_LOAD_NAND, SYNC_FETCH_AND_NAND) in getSYNC()
/external/swiftshader/third_party/LLVM/include/llvm/Target/
DTargetSelectionDAG.td430 def atomic_load_nand: SDNode<"ISD::ATOMIC_LOAD_NAND", SDTAtomic2,
/external/llvm/include/llvm/Target/
DTargetSelectionDAG.td510 def atomic_load_nand: SDNode<"ISD::ATOMIC_LOAD_NAND", SDTAtomic2,
/external/llvm/lib/Target/SystemZ/
DSystemZISelLowering.cpp210 setOperationAction(ISD::ATOMIC_LOAD_NAND, MVT::i32, Custom); in SystemZTargetLowering()
4545 case ISD::ATOMIC_LOAD_NAND: in LowerOperation()
/external/swiftshader/third_party/LLVM/lib/Target/ARM/
DARMISelLowering.cpp645 setOperationAction(ISD::ATOMIC_LOAD_NAND, MVT::i32, Expand); in ARMTargetLowering()
5015 case ISD::ATOMIC_LOAD_NAND: in ReplaceNodeResults()
/external/swiftshader/third_party/LLVM/lib/Target/X86/
DX86ISelLowering.cpp490 setOperationAction(ISD::ATOMIC_LOAD_NAND, MVT::i64, Custom); in X86TargetLowering()
10598 case ISD::ATOMIC_LOAD_NAND: in ReplaceNodeResults()
DX86GenDAGISel.inc33195 /*SwitchOpcode*/ 94, TARGET_VAL(ISD::ATOMIC_LOAD_NAND),// ->69035
/external/llvm/lib/Target/ARM/
DARMISelLowering.cpp877 setOperationAction(ISD::ATOMIC_LOAD_NAND, MVT::i32, Expand); in ARMTargetLowering()
/external/llvm/lib/Target/X86/
DX86ISelLowering.cpp22032 case ISD::ATOMIC_LOAD_NAND: in ReplaceNodeResults()