Searched refs:DstSubReg (Results 1 – 7 of 7) sorted by relevance
| /external/swiftshader/third_party/LLVM/lib/CodeGen/ |
| D | ExpandPostRAPseudos.cpp | 113 unsigned DstSubReg = TRI->getSubReg(DstReg, SubIdx); in LowerSubregToReg() local
122 if (DstSubReg == InsReg) { in LowerSubregToReg()
136 TII->copyPhysReg(*MBB, MI, MI->getDebugLoc(), DstSubReg, InsReg, in LowerSubregToReg()
140 TransferDeadFlag(MI, DstSubReg, TRI); in LowerSubregToReg()
|
| D | RegAllocLinearScan.cpp | 998 unsigned DstSubReg = CopyMI->getOperand(0).getSubReg(); in assignRegOrStackSlotAtInterval() local
1009 if (DstSubReg) in assignRegOrStackSlotAtInterval()
1010 Reg = tri_->getMatchingSuperReg(Reg, DstSubReg, RC); in assignRegOrStackSlotAtInterval()
|
| /external/llvm/lib/CodeGen/ |
| D | ExpandPostRAPseudos.cpp | 93 unsigned DstSubReg = TRI->getSubReg(DstReg, SubIdx); in LowerSubregToReg() local
108 if (DstSubReg == InsReg) { in LowerSubregToReg()
122 TII->copyPhysReg(*MBB, MI, MI->getDebugLoc(), DstSubReg, InsReg, in LowerSubregToReg()
|
| D | RegisterCoalescer.cpp | 2836 unsigned DstReg, DstSubReg, SrcReg, SrcSubReg; in applyTerminalRule() local
2837 isMoveInstr(*TRI, &Copy, SrcReg, DstReg, SrcSubReg, DstSubReg); in applyTerminalRule()
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMBaseRegisterInfo.h | 194 unsigned DstSubReg,
|
| D | ARMBaseRegisterInfo.cpp | 787 unsigned DstSubReg, in shouldCoalesce() argument
794 if (!DstSubReg) in shouldCoalesce()
|
| /external/llvm/include/llvm/Target/ |
| D | TargetRegisterInfo.h | 923 unsigned DstSubReg, in shouldCoalesce() argument
|