Home
last modified time | relevance | path

Searched refs:F31 (Results 1 – 25 of 60) sorted by relevance

123

/external/swiftshader/third_party/LLVM/lib/Target/Alpha/
DAlphaInstrInfo.cpp158 .addFrameIndex(FrameIdx).addReg(Alpha::F31); in storeRegToStackSlot()
162 .addFrameIndex(FrameIdx).addReg(Alpha::F31); in storeRegToStackSlot()
166 .addFrameIndex(FrameIdx).addReg(Alpha::F31); in storeRegToStackSlot()
184 .addFrameIndex(FrameIdx).addReg(Alpha::F31); in loadRegFromStackSlot()
187 .addFrameIndex(FrameIdx).addReg(Alpha::F31); in loadRegFromStackSlot()
190 .addFrameIndex(FrameIdx).addReg(Alpha::F31); in loadRegFromStackSlot()
DAlphaISelDAGToDAG.cpp290 T, CurDAG->getRegister(Alpha::F31, T), in Select()
291 CurDAG->getRegister(Alpha::F31, T)); in Select()
294 T, CurDAG->getRegister(Alpha::F31, T), in Select()
295 CurDAG->getRegister(Alpha::F31, T)); in Select()
334 CurDAG->getRegister(Alpha::F31, MVT::f64)); in Select()
DAlphaRegisterInfo.td103 def F31 : FPR<31, "$f31">, DwarfRegNum<[64]>;
131 F31)>; //zero
DAlphaInstrInfo.td1086 // (F31)>;
1088 // (CPYSNT F31, F31)>;
1090 // (F31)>;
1092 // (CPYSNS F31, F31)>;
1100 (CPYST F31, F8RC:$RB)>;
1102 (CPYSS F31, F4RC:$RB)>;
/external/swiftshader/third_party/LLVM/lib/Target/Mips/
DMipsRegisterInfo.td173 def F31 : FPR<31, "F31">, DwarfRegNum<[63]>;
192 def D15 : AFPR<30, "F30", [F30, F31]>;
226 def D31_64 : AFPR64<31, "F31", [F31]>;
DMipsRegisterInfo.cpp132 case Mips::RA: case Mips::RA_64: case Mips::F31: case Mips::D31_64: in getRegisterNumbering()
151 Mips::F31, Mips::F30, Mips::F29, Mips::F28, Mips::F27, Mips::F26, in getCalleeSavedRegs()
/external/swiftshader/third_party/LLVM/lib/Target/PowerPC/
DPPCFrameLowering.h134 {PPC::F31, -8}, in getCalleeSavedSpillSlots()
211 {PPC::F31, -8}, in getCalleeSavedSpillSlots()
DPPCRegisterInfo.cpp116 PPC::F30, PPC::F31, in getCalleeSavedRegs()
142 PPC::F30, PPC::F31, in getCalleeSavedRegs()
170 PPC::F30, PPC::F31, in getCalleeSavedRegs()
196 PPC::F30, PPC::F31, in getCalleeSavedRegs()
DPPCRegisterInfo.td167 def F31 : FPR<31, "f31">, DwarfRegNum<[63, 63]>;
DPPCFrameLowering.cpp800 unsigned MinFPR = PPC::F31; in processFunctionBeforeFrameFinalized()
/external/swiftshader/third_party/LLVM/lib/Target/Sparc/
DSparcRegisterInfo.td117 def F31 : Rf<31, "F31">, DwarfRegNum<[63]>;
135 def D15 : Rd<30, "F30", [F30, F31]>, DwarfRegNum<[87]>;
DFPMover.cpp68 SP::F17, SP::F19, SP::F21, SP::F23, SP::F25, SP::F27, SP::F29, SP::F31 in getDoubleRegPair()
/external/llvm/lib/Target/PowerPC/
DPPCCallingConv.td226 F27, F28, F29, F30, F31, CR2, CR3, CR4
235 F27, F28, F29, F30, F31, CR2, CR3, CR4
244 F27, F28, F29, F30, F31, CR2, CR3, CR4
253 F27, F28, F29, F30, F31, CR2, CR3, CR4
DPPCFrameLowering.cpp116 {PPC::F31, -8}, in getCalleeSavedSpillSlots()
180 {PPC::F31, -8}, in getCalleeSavedSpillSlots()
1473 unsigned MinFPR = PPC::F31; in processFunctionBeforeFrameFinalized()
/external/swiftshader/third_party/LLVM/lib/Target/PowerPC/MCTargetDesc/
DPPCBaseInfo.h62 case R31: case X31: case F31: case V31: case CR7UN: return 31; in getPPCRegisterNumbering()
/external/llvm/test/CodeGen/Mips/cconv/
Dcallee-saved-float.ll104 ; N64-DAG: sdc1 [[F31:\$f31]], [[OFF31:[0-9]+]]($sp)
112 ; N64-DAG: ldc1 [[F31]], [[OFF31]]($sp)
/external/llvm/lib/Target/PowerPC/Disassembler/
DPPCDisassembler.cpp89 PPC::F28, PPC::F29, PPC::F30, PPC::F31
131 PPC::F28, PPC::F29, PPC::F30, PPC::F31,
151 PPC::F28, PPC::F29, PPC::F30, PPC::F31,
/external/swiftshader/third_party/LLVM/lib/Target/Mips/MCTargetDesc/
DMipsBaseInfo.h105 case Mips::RA: case Mips::RA_64: case Mips::F31: case Mips::D31_64: in getMipsRegisterNumbering()
/external/llvm/lib/Target/Sparc/
DSparcRegisterInfo.td193 def F31 : Rf<31, "F31">, DwarfRegNum<[63]>;
211 def D15 : Rd<30, "F30", [F30, F31]>, DwarfRegNum<[87]>;
DLeonPasses.cpp52 for (int RegisterIndex = SP::F0; RegisterIndex <= SP::F31; ++RegisterIndex) { in getUnusedFPRegister()
/external/syslinux/gpxe/src/include/gpxe/efi/Protocol/
DDebugSupport.h351 UINT64 F31[2]; member
/external/icu/icu4c/source/data/unidata/norm2/
Dnfc.txt1053 1F31=03B9 0314
1055 1F33=1F31 0300
1057 1F35=1F31 0301
1059 1F37=1F31 0342
/external/llvm/lib/Target/PowerPC/AsmParser/
DPPCAsmParser.cpp84 PPC::F28, PPC::F29, PPC::F30, PPC::F31
123 PPC::F28, PPC::F29, PPC::F30, PPC::F31,
142 PPC::F28, PPC::F29, PPC::F30, PPC::F31,
/external/llvm/lib/Target/Sparc/Disassembler/
DSparcDisassembler.cpp85 SP::F28, SP::F29, SP::F30, SP::F31 };
/external/llvm/lib/Target/Sparc/AsmParser/
DSparcAsmParser.cpp119 Sparc::F28, Sparc::F29, Sparc::F30, Sparc::F31 };

123