| /external/llvm/lib/Target/X86/ |
| D | X86IntrinsicsInfo.h | 1518 X86_INTRINSIC_DATA(avx512_mask_vfnmsub_pd_128, FMA_OP_MASK, X86ISD::FNMSUB, 0),
1519 X86_INTRINSIC_DATA(avx512_mask_vfnmsub_pd_256, FMA_OP_MASK, X86ISD::FNMSUB, 0),
1520 X86_INTRINSIC_DATA(avx512_mask_vfnmsub_pd_512, FMA_OP_MASK, X86ISD::FNMSUB,
1522 X86_INTRINSIC_DATA(avx512_mask_vfnmsub_ps_128, FMA_OP_MASK, X86ISD::FNMSUB, 0),
1523 X86_INTRINSIC_DATA(avx512_mask_vfnmsub_ps_256, FMA_OP_MASK, X86ISD::FNMSUB, 0),
1524 X86_INTRINSIC_DATA(avx512_mask_vfnmsub_ps_512, FMA_OP_MASK, X86ISD::FNMSUB,
1667 X86_INTRINSIC_DATA(avx512_mask3_vfnmsub_pd_128, FMA_OP_MASK3, X86ISD::FNMSUB, 0),
1668 X86_INTRINSIC_DATA(avx512_mask3_vfnmsub_pd_256, FMA_OP_MASK3, X86ISD::FNMSUB, 0),
1669 X86_INTRINSIC_DATA(avx512_mask3_vfnmsub_pd_512, FMA_OP_MASK3, X86ISD::FNMSUB,
1671 X86_INTRINSIC_DATA(avx512_mask3_vfnmsub_ps_128, FMA_OP_MASK3, X86ISD::FNMSUB, 0),
[all …]
|
| D | X86ISelLowering.h | 477 FNMSUB, enumerator
|
| D | X86InstrFragmentsSIMD.td | 472 def X86Fnmsub : SDNode<"X86ISD::FNMSUB", SDTFma>;
|
| D | X86ISelLowering.cpp | 22287 case X86ISD::FNMSUB: return "X86ISD::FNMSUB"; in getTargetNodeName()
29751 return DAG.getNode(X86ISD::FNMSUB, DL, VT, Arg.getOperand(0), in combineFneg()
29760 return DAG.getNode(X86ISD::FNMSUB, DL, VT, Arg.getOperand(0), in combineFneg()
29768 case X86ISD::FNMSUB: in combineFneg()
30231 Opcode = (!NegC) ? X86ISD::FNMADD : X86ISD::FNMSUB; in combineFMA()
|
| /external/valgrind/none/tests/ppc64/ |
| D | round.c | 33 FMSUB, FNMADD, FNMSUB, FSQRT enumerator
990 case FNMSUB: in check_double_guarded_arithmetic_op()
1003 z_sign = (op == FNMADD || op == FNMSUB ? -s : s); in check_double_guarded_arithmetic_op()
1131 case FNMSUB: in check_double_guarded_arithmetic_op()
|
| /external/valgrind/none/tests/ppc32/ |
| D | round.c | 33 FMSUB, FNMADD, FNMSUB, FSQRT enumerator
990 case FNMSUB: in check_double_guarded_arithmetic_op()
1003 z_sign = (op == FNMADD || op == FNMSUB ? -s : s); in check_double_guarded_arithmetic_op()
1131 case FNMSUB: in check_double_guarded_arithmetic_op()
|
| /external/valgrind/ |
| D | README.aarch64 | 146 FMADD/FMSUB/FNMADD/FNMSUB: generate and use the relevant fused
|
| /external/v8/src/arm64/ |
| D | disasm-arm64.cc | 1053 FORMAT(FNMSUB, "fnmsub"); in VisitFPDataProcessing3Source()
|
| /external/swiftshader/third_party/LLVM/lib/Target/PowerPC/ |
| D | PPCInstrInfo.td | 1261 def FNMSUB : AForm_1<63, 30,
1431 (FNMSUB F8RC:$A, F8RC:$C, F8RC:$B)>,
|
| /external/v8/src/ppc/ |
| D | constants-ppc.h | 1835 V(fnmsub, FNMSUB, 0xFC00003C) \
|
| /external/llvm/lib/Target/PowerPC/ |
| D | PPCInstrInfo.td | 2559 defm FNMSUB : AForm_1r<63, 30,
2872 // Additional FNMSUB patterns: -a*c + b == -(a*c - b)
2874 (FNMSUB $A, $C, $B)>;
2876 (FNMSUB $A, $C, $B)>;
|
| /external/vixl/src/aarch64/ |
| D | disasm-aarch64.cc | 1542 FORMAT(FNMSUB, "fnmsub"); in VisitFPDataProcessing3Source()
|
| /external/vixl/doc/aarch64/ |
| D | supported-instructions-aarch64.md | 2365 ### FNMSUB ### subsection
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64InstrInfo.td | 2637 defm FNMSUB : ThreeOperandFPData<1, 1, "fnmsub",
|