| /external/llvm/include/llvm/CodeGen/ |
| D | ISDOpcodes.h | 526 FCEIL, FTRUNC, FRINT, FNEARBYINT, FROUND, FFLOOR, enumerator
|
| D | BasicTTIImpl.h | 797 ISDs.push_back(ISD::FROUND); in getIntrinsicInstrCost()
|
| /external/llvm/lib/Target/PowerPC/ |
| D | PPCCTRLoops.cpp | 307 case Intrinsic::round: Opcode = ISD::FROUND; break; in mightUseCTR()
364 Opcode = ISD::FROUND; break; in mightUseCTR()
|
| D | PPCISelLowering.cpp | 211 setOperationAction(ISD::FROUND, MVT::f64, Legal); in PPCTargetLowering()
216 setOperationAction(ISD::FROUND, MVT::f32, Legal); in PPCTargetLowering()
582 setOperationAction(ISD::FROUND, MVT::v2f64, Legal); in PPCTargetLowering()
584 setOperationAction(ISD::FROUND, MVT::v4f32, Legal); in PPCTargetLowering()
801 setOperationAction(ISD::FROUND, MVT::v4f64, Legal); in PPCTargetLowering()
806 setOperationAction(ISD::FROUND, MVT::v4f32, Legal); in PPCTargetLowering()
|
| /external/llvm/lib/Target/AMDGPU/ |
| D | AMDGPUInstrInfo.td | 196 def AMDGPUround : SDNode<"ISD::FROUND",
|
| D | AMDGPUISelLowering.cpp | 249 setOperationAction(ISD::FROUND, MVT::f32, Custom); in AMDGPUTargetLowering()
250 setOperationAction(ISD::FROUND, MVT::f64, Custom); in AMDGPUTargetLowering()
717 case ISD::FROUND: return LowerFROUND(Op, DAG); in LowerOperation()
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | SelectionDAGDumper.cpp | 167 case ISD::FROUND: return "fround"; in getOperationName()
|
| D | LegalizeFloatTypes.cpp | 101 case ISD::FROUND: R = SoftenFloatRes_FROUND(N); break; in SoftenFloatResult()
1038 case ISD::FROUND: ExpandFloatRes_FROUND(N, Lo, Hi); break; in ExpandFloatResult()
1881 case ISD::FROUND: in PromoteFloatResult()
|
| D | LegalizeVectorOps.cpp | 322 case ISD::FROUND: in LegalizeOp()
|
| D | LegalizeVectorTypes.cpp | 92 case ISD::FROUND: in ScalarizeVectorResult()
651 case ISD::FROUND: in SplitVectorResult()
2165 case ISD::FROUND: in WidenVectorResult()
|
| D | LegalizeDAG.cpp | 3883 case ISD::FROUND: in ConvertNodeToLibcall()
4225 case ISD::FROUND: in PromoteNode()
|
| D | SelectionDAGBuilder.cpp | 5197 case Intrinsic::round: Opcode = ISD::FROUND; break; in visitIntrinsicCall()
6306 if (visitUnaryFloatCall(I, ISD::FROUND)) in visitCall()
|
| /external/llvm/lib/CodeGen/ |
| D | TargetLoweringBase.cpp | 893 setOperationAction(ISD::FROUND, VT, Expand); in initActions()
934 setOperationAction(ISD::FROUND, VT, Expand); in initActions()
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64ISelLowering.cpp | 290 setOperationAction(ISD::FROUND, MVT::f16, Promote); in AArch64TargetLowering()
326 setOperationAction(ISD::FROUND, MVT::v4f16, Expand); in AArch64TargetLowering()
358 setOperationAction(ISD::FROUND, MVT::v8f16, Expand); in AArch64TargetLowering()
383 setOperationAction(ISD::FROUND, Ty, Legal); in AArch64TargetLowering()
536 setOperationAction(ISD::FROUND, MVT::v1f64, Expand); in AArch64TargetLowering()
627 setOperationAction(ISD::FROUND, Ty, Legal); in AArch64TargetLowering()
|
| /external/llvm/include/llvm/Target/ |
| D | TargetSelectionDAG.td | 453 def frnd : SDNode<"ISD::FROUND" , SDTFPUnaryOp>;
|
| /external/llvm/lib/Target/SystemZ/ |
| D | SystemZISelLowering.cpp | 366 setOperationAction(ISD::FROUND, VT, Legal); in SystemZTargetLowering()
405 setOperationAction(ISD::FROUND, MVT::v2f64, Legal); in SystemZTargetLowering()
|
| /external/llvm/lib/Target/Hexagon/ |
| D | HexagonISelLowering.cpp | 1948 ISD::FRINT, ISD::FNEARBYINT, ISD::FROUND, ISD::FFLOOR, in HexagonTargetLowering()
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 990 setOperationAction(ISD::FROUND, MVT::f32, Legal); in ARMTargetLowering()
1004 setOperationAction(ISD::FROUND, MVT::f64, Legal); in ARMTargetLowering()
|