Searched refs:HasV6Ops (Results 1 – 9 of 9) sorted by relevance
| /external/swiftshader/third_party/LLVM/lib/Target/ARM/ |
| D | ARM.td | 110 def HasV6Ops : SubtargetFeature<"v6", "HasV6Ops", "true",
115 [HasV6Ops, FeatureThumb2]>;
180 def : Processor<"arm1136j-s", ARMV6Itineraries, [HasV6Ops]>;
181 def : Processor<"arm1136jf-s", ARMV6Itineraries, [HasV6Ops, FeatureVFP2,
183 def : Processor<"arm1176jz-s", ARMV6Itineraries, [HasV6Ops]>;
184 def : Processor<"arm1176jzf-s", ARMV6Itineraries, [HasV6Ops, FeatureVFP2,
186 def : Processor<"mpcorenovfp", ARMV6Itineraries, [HasV6Ops]>;
187 def : Processor<"mpcore", ARMV6Itineraries, [HasV6Ops, FeatureVFP2,
191 def : Processor<"cortex-m0", ARMV6Itineraries, [HasV6Ops, FeatureNoARM,
|
| D | ARMSubtarget.cpp | 45 , HasV6Ops(false) in ARMSubtarget()
98 HasV4TOps = HasV5TOps = HasV5TEOps = HasV6Ops = HasV6T2Ops = true; in ARMSubtarget()
115 IsR9Reserved = ReserveR9 | !HasV6Ops; in ARMSubtarget()
|
| D | ARMSubtarget.h | 44 bool HasV6Ops; variable
191 bool hasV6Ops() const { return HasV6Ops; } in hasV6Ops()
|
| D | ARMInstrInfo.td | 175 AssemblerPredicate<"HasV6Ops">;
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMSubtarget.h | 90 bool HasV6Ops = false; variable
396 bool hasV6Ops() const { return HasV6Ops; } in hasV6Ops()
557 return isTargetMachO() ? (ReserveR9 || !HasV6Ops) : ReserveR9; in isR9Reserved()
|
| D | ARM.td | 277 def HasV6Ops : SubtargetFeature<"v6", "HasV6Ops", "true",
282 [HasV6Ops]>;
288 [HasV6Ops]>;
388 def ARMv6 : Architecture<"armv6", "ARMv6", [HasV6Ops]>;
|
| D | ARMInstrInfo.td | 195 AssemblerPredicate<"HasV6Ops", "armv6">;
|
| /external/swiftshader/third_party/LLVM/lib/Target/ARM/AsmParser/ |
| D | ARMAsmParser.cpp | 115 return STI.getFeatureBits() & ARM::HasV6Ops; in hasV6Ops()
|
| /external/llvm/lib/Target/ARM/AsmParser/ |
| D | ARMAsmParser.cpp | 264 return getSTI().getFeatureBits()[ARM::HasV6Ops]; in hasV6Ops()
|