Home
last modified time | relevance | path

Searched refs:I1c (Results 1 – 6 of 6) sorted by relevance

/external/valgrind/cachegrind/
Dcg_arch.c39 static void configure_caches(cache_t* I1c, cache_t* D1c, cache_t* LLc,
273 void VG_(post_clo_init_configure_caches)(cache_t* I1c, in VG_()
290 configure_caches( I1c, D1c, LLc, all_caches_clo_defined ); in VG_()
297 check_cache_or_override ("I1", I1c, DEFINED(clo_I1c)); in VG_()
303 if (DEFINED(clo_I1c)) { *I1c = *clo_I1c; } in VG_()
309 umsg_cache_img ("I1", I1c); in VG_()
345 configure_caches(cache_t *I1c, cache_t *D1c, cache_t *LLc, in configure_caches() argument
388 *I1c = (cache_t) { adjusted_size, i1->assoc, guessed_line_size }; in configure_caches()
390 *I1c = (cache_t) { i1->sizeB, i1->assoc, i1->line_sizeB }; in configure_caches()
404 *I1c = (cache_t) { 65536, 2, 64 }; in configure_caches()
[all …]
Dcg_arch.h61 void VG_(post_clo_init_configure_caches)(cache_t* I1c,
Dcg_sim.c170 static void cachesim_initcaches(cache_t I1c, cache_t D1c, cache_t LLc) in cachesim_initcaches() argument
172 cachesim_initcache(I1c, &I1); in cachesim_initcaches()
Dcg_main.c1806 cache_t I1c, D1c, LLc; in cg_post_clo_init() local
1824 VG_(post_clo_init_configure_caches)(&I1c, &D1c, &LLc, in cg_post_clo_init()
1832 min_line_size = (I1c.line_size < D1c.line_size) ? I1c.line_size : D1c.line_size; in cg_post_clo_init()
1849 cachesim_initcaches(I1c, D1c, LLc); in cg_post_clo_init()
/external/valgrind/callgrind/
Dsim.c1293 cache_t I1c, D1c, LLc; in cachesim_post_clo_init() local
1317 VG_(post_clo_init_configure_caches)(&I1c, &D1c, &LLc, in cachesim_post_clo_init()
1329 CLG_(min_line_size) = (I1c.line_size < D1c.line_size) in cachesim_post_clo_init()
1330 ? I1c.line_size : D1c.line_size; in cachesim_post_clo_init()
1348 cachesim_initcache(I1c, &I1); in cachesim_post_clo_init()
/external/valgrind/docs/internals/
Dporting-to-ARM.txt51 void VG_(configure_caches)(cache_t* I1c, cache_t* D1c, cache_t* L2c,
58 *I1c = (cache_t) { 4096, 2, 32 };