| /external/llvm/lib/Analysis/ |
| D | StratifiedSets.h | 451 void merge(StratifiedIndex Idx1, StratifiedIndex Idx2) { in merge() argument
452 assert(inbounds(Idx1) && inbounds(Idx2)); in merge()
453 assert(&linksAt(Idx1) != &linksAt(Idx2) && in merge()
459 if (tryMergeUpwards(Idx1, Idx2)) in merge()
462 if (tryMergeUpwards(Idx2, Idx1)) in merge()
467 mergeDirect(Idx1, Idx2); in merge()
472 void mergeDirect(StratifiedIndex Idx1, StratifiedIndex Idx2) { in mergeDirect() argument
473 assert(inbounds(Idx1) && inbounds(Idx2)); in mergeDirect()
476 auto *LinksFrom = &linksAt(Idx2); in mergeDirect()
|
| /external/swiftshader/third_party/LLVM/lib/CodeGen/ |
| D | TargetInstrInfoImpl.cpp | 67 unsigned Idx1, Idx2; in commuteInstruction() local
68 if (!findCommutedOpIndices(MI, Idx1, Idx2)) { in commuteInstruction()
75 assert(MI->getOperand(Idx1).isReg() && MI->getOperand(Idx2).isReg() && in commuteInstruction()
79 unsigned Reg2 = MI->getOperand(Idx2).getReg(); in commuteInstruction()
81 bool Reg2IsKill = MI->getOperand(Idx2).isKill(); in commuteInstruction()
89 MI->getDesc().getOperandConstraint(Idx2, MCOI::TIED_TO) == 0) { in commuteInstruction()
111 MI->getOperand(Idx2).setReg(Reg1); in commuteInstruction()
113 MI->getOperand(Idx2).setIsKill(Reg1IsKill); in commuteInstruction()
|
| D | ShadowStackGC.cpp | 71 int Idx1, int Idx2, const char *Name);
351 int Idx, int Idx2, const char *Name) { in CreateGEP() argument
354 ConstantInt::get(Type::getInt32Ty(Context), Idx2) }; in CreateGEP()
|
| /external/llvm/lib/CodeGen/ |
| D | TargetInstrInfo.cpp | 128 unsigned Idx2) const { in commuteInstructionImpl()
136 unsigned CommutableOpIdx2 = Idx2; (void)CommutableOpIdx2; in commuteInstructionImpl()
138 CommutableOpIdx1 == Idx1 && CommutableOpIdx2 == Idx2 && in commuteInstructionImpl()
140 assert(MI.getOperand(Idx1).isReg() && MI.getOperand(Idx2).isReg() && in commuteInstructionImpl()
145 unsigned Reg2 = MI.getOperand(Idx2).getReg(); in commuteInstructionImpl()
148 unsigned SubReg2 = MI.getOperand(Idx2).getSubReg(); in commuteInstructionImpl()
150 bool Reg2IsKill = MI.getOperand(Idx2).isKill(); in commuteInstructionImpl()
152 bool Reg2IsUndef = MI.getOperand(Idx2).isUndef(); in commuteInstructionImpl()
154 bool Reg2IsInternal = MI.getOperand(Idx2).isInternalRead(); in commuteInstructionImpl()
163 MI.getDesc().getOperandConstraint(Idx2, MCOI::TIED_TO) == 0) { in commuteInstructionImpl()
[all …]
|
| D | ShadowStackGCLowering.cpp | 63 Type *Ty, Value *BasePtr, int Idx1, int Idx2,
356 int Idx2, in CreateGEP() argument
360 ConstantInt::get(Type::getInt32Ty(Context), Idx2)}; in CreateGEP()
|
| /external/swiftshader/third_party/subzero/crosstest/ |
| D | test_vector_ops.cpp | 660 template <typename Ty, uint8_t Idx0, uint8_t Idx1, uint8_t Idx2, uint8_t Idx3,
668 Idx2 % (NumElements * 2), Idx3 % (NumElements * 2)); in shufflevector()
676 template <typename Ty, uint8_t Idx0, uint8_t Idx1, uint8_t Idx2, uint8_t Idx3,
684 Idx2 % (NumElements * 2), Idx3 % (NumElements * 2), in shufflevector()
694 template <typename Ty, uint8_t Idx0, uint8_t Idx1, uint8_t Idx2, uint8_t Idx3,
702 V1, V2, Idx0, Idx1 % (NumElements * 2), Idx2 % (NumElements * 2), in shufflevector()
|
| /external/llvm/utils/TableGen/ |
| D | CodeGenRegisters.cpp | 1139 CodeGenSubRegIndex *Idx2 = i2->first; in computeComposites() local
1149 if (CodeGenSubRegIndex *Prev = Idx1->addComposite(Idx2, Idx3)) in computeComposites()
1151 " and " + Idx2->getQualifiedName() + in computeComposites()
1210 for (auto &Idx2 : SubRegIndices) { in computeSubRegLaneMasks() local
1212 if (!Idx2.getComposites().empty()) in computeSubRegLaneMasks()
1219 assert(Idx2.LaneMask == SrcMask); in computeSubRegLaneMasks()
1222 auto C = Composites.find(&Idx2); in computeSubRegLaneMasks()
|
| /external/swiftshader/third_party/subzero/src/ |
| D | IceTargetLoweringX86Base.h | 1198 int8_t Idx0, int8_t Idx1, int8_t Idx2, int8_t Idx3, int8_t Idx4,
1204 int8_t Idx2, int8_t Idx3, int8_t Idx4,
|
| D | IceTargetLoweringX86BaseImpl.h | 6156 int8_t Idx0, int8_t Idx1, int8_t Idx2, int8_t Idx3, int8_t Idx4,
6162 Idx0, Idx1, Idx2, Idx3, Idx4, Idx5, Idx6, Idx7,
6185 int8_t Idx2, int8_t Idx3, int8_t Idx4, int8_t Idx5, int8_t Idx6,
6202 IDX_IN_SRC(Idx0, 0), IDX_IN_SRC(Idx1, 0), IDX_IN_SRC(Idx2, 0),
6216 if (Idx0 >= 16 || Idx1 >= 16 || Idx2 >= 16 || Idx3 >= 16 || Idx4 >= 16 ||
6223 IDX_IN_SRC(Idx0, 1), IDX_IN_SRC(Idx1, 1), IDX_IN_SRC(Idx2, 1),
|
| /external/llvm/lib/Target/X86/ |
| D | X86ISelLowering.cpp | 12770 auto *Idx2 = dyn_cast<ConstantSDNode>(Vec.getOperand(2)); in LowerINSERT_SUBVECTOR() local
12771 if (Idx2 && Idx2->getZExtValue() == 0) { in LowerINSERT_SUBVECTOR()
|