| /external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/ |
| D | LegalizeVectorTypes.cpp | 523 EVT InVT = InOp.getValueType(); in SplitVecRes_BITCAST() local
526 switch (getTypeAction(InVT)) { in SplitVecRes_BITCAST()
751 EVT InVT = N->getOperand(0).getValueType(); in SplitVecRes_SETCC() local
753 EVT InNVT = EVT::getVectorVT(*DAG.getContext(), InVT.getVectorElementType(), in SplitVecRes_SETCC()
777 EVT InVT = N->getOperand(0).getValueType(); in SplitVecRes_UnaryOp() local
778 switch (getTypeAction(InVT)) { in SplitVecRes_UnaryOp()
781 EVT InNVT = EVT::getVectorVT(*DAG.getContext(), InVT.getVectorElementType(), in SplitVecRes_UnaryOp()
808 EVT InNVT = EVT::getVectorVT(*DAG.getContext(), InVT.getVectorElementType(), in SplitVecRes_UnaryOp()
1020 EVT InVT = Lo.getValueType(); in SplitVecOp_UnaryOp() local
1023 InVT.getVectorNumElements()); in SplitVecOp_UnaryOp()
[all …]
|
| D | LegalizeTypesGeneric.cpp | 44 EVT InVT = InOp.getValueType(); in ExpandRes_BITCAST() local
48 switch (getTypeAction(InVT)) { in ExpandRes_BITCAST()
81 assert(!(InVT.getVectorNumElements() & 1) && "Unsupported BITCAST"); in ExpandRes_BITCAST()
83 EVT InNVT = EVT::getVectorVT(*DAG.getContext(), InVT.getVectorElementType(), in ExpandRes_BITCAST()
84 InVT.getVectorNumElements()/2); in ExpandRes_BITCAST()
97 if (InVT.isVector() && OutVT.isInteger()) { in ExpandRes_BITCAST()
124 SDValue StackPtr = DAG.CreateStackTemporary(InVT, Alignment); in ExpandRes_BITCAST()
|
| D | LegalizeTypes.cpp | 958 void DAGTypeLegalizer::GetSplitDestVTs(EVT InVT, EVT &LoVT, EVT &HiVT) { in GetSplitDestVTs() argument
960 if (!InVT.isVector()) { in GetSplitDestVTs()
961 LoVT = HiVT = TLI.getTypeToTransformTo(*DAG.getContext(), InVT); in GetSplitDestVTs()
963 unsigned NumElements = InVT.getVectorNumElements(); in GetSplitDestVTs()
966 InVT.getVectorElementType(), NumElements/2); in GetSplitDestVTs()
|
| D | LegalizeIntegerTypes.cpp | 207 EVT InVT = InOp.getValueType(); in PromoteIntRes_BITCAST() local
208 EVT NInVT = TLI.getTypeToTransformTo(*DAG.getContext(), InVT); in PromoteIntRes_BITCAST()
213 switch (getTypeAction(InVT)) { in PromoteIntRes_BITCAST()
580 EVT InVT = InOp.getValueType(); in PromoteIntRes_TRUNCATE() local
581 assert(InVT.isVector() && "Cannot split scalar types"); in PromoteIntRes_TRUNCATE()
582 unsigned NumElts = InVT.getVectorNumElements(); in PromoteIntRes_TRUNCATE()
585 EVT EltVT = InVT.getScalarType(); in PromoteIntRes_TRUNCATE()
2841 EVT InVT = InOp0.getValueType(); in PromoteIntRes_EXTRACT_SUBVECTOR() local
2860 InVT.getVectorElementType(), N->getOperand(0), Index); in PromoteIntRes_EXTRACT_SUBVECTOR()
|
| D | SelectionDAG.cpp | 1870 EVT InVT = Op.getOperand(0).getValueType(); in ComputeMaskedBits() local
1871 unsigned InBits = InVT.getScalarType().getSizeInBits(); in ComputeMaskedBits()
1883 EVT InVT = Op.getOperand(0).getValueType(); in ComputeMaskedBits() local
1884 unsigned InBits = InVT.getScalarType().getSizeInBits(); in ComputeMaskedBits()
1922 EVT InVT = Op.getOperand(0).getValueType(); in ComputeMaskedBits() local
1923 unsigned InBits = InVT.getScalarType().getSizeInBits(); in ComputeMaskedBits()
1933 EVT InVT = Op.getOperand(0).getValueType(); in ComputeMaskedBits() local
1934 unsigned InBits = InVT.getScalarType().getSizeInBits(); in ComputeMaskedBits()
|
| D | LegalizeTypes.h | 695 void GetSplitDestVTs(EVT InVT, EVT &LoVT, EVT &HiVT);
|
| D | TargetLowering.cpp | 1659 EVT InVT = Op.getOperand(0).getValueType(); in SimplifyDemandedBits() local
1660 unsigned InBits = InVT.getScalarType().getSizeInBits(); in SimplifyDemandedBits()
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | LegalizeVectorTypes.cpp | 747 EVT InVT = InOp.getValueType(); in SplitVecRes_BITCAST() local
750 switch (getTypeAction(InVT)) { in SplitVecRes_BITCAST()
1241 EVT InVT = N->getOperand(0).getValueType(); in SplitVecRes_UnaryOp() local
1242 if (getTypeAction(InVT) == TargetLowering::TypeSplitVector) in SplitVecRes_UnaryOp()
1566 EVT InVT = Lo.getValueType(); in SplitVecOp_UnaryOp() local
1569 InVT.getVectorNumElements()); in SplitVecOp_UnaryOp()
1945 EVT InVT = InVec->getValueType(0); in SplitVecOp_TruncateHelper() local
1954 unsigned InElementSize = InVT.getVectorElementType().getSizeInBits(); in SplitVecOp_TruncateHelper()
2016 EVT InVT = Lo.getValueType(); in SplitVecOp_FP_ROUND() local
2019 InVT.getVectorNumElements()); in SplitVecOp_FP_ROUND()
[all …]
|
| D | LegalizeTypesGeneric.cpp | 45 EVT InVT = InOp.getValueType(); in ExpandRes_BITCAST() local
49 switch (getTypeAction(InVT)) { in ExpandRes_BITCAST()
72 if (TLI.hasBigEndianPartOrdering(InVT, DL) != in ExpandRes_BITCAST()
93 assert(!(InVT.getVectorNumElements() & 1) && "Unsupported BITCAST"); in ExpandRes_BITCAST()
96 std::tie(LoVT, HiVT) = DAG.GetSplitDestVTs(InVT); in ExpandRes_BITCAST()
106 if (InVT.isVector() && OutVT.isInteger()) { in ExpandRes_BITCAST()
167 SDValue StackPtr = DAG.CreateStackTemporary(InVT, Alignment); in ExpandRes_BITCAST()
|
| D | LegalizeIntegerTypes.cpp | 251 EVT InVT = InOp.getValueType(); in PromoteIntRes_BITCAST() local
252 EVT NInVT = TLI.getTypeToTransformTo(*DAG.getContext(), InVT); in PromoteIntRes_BITCAST()
257 switch (getTypeAction(InVT)) { in PromoteIntRes_BITCAST()
708 EVT InVT = InOp.getValueType(); in PromoteIntRes_TRUNCATE() local
709 assert(InVT.isVector() && "Cannot split scalar types"); in PromoteIntRes_TRUNCATE()
710 unsigned NumElts = InVT.getVectorNumElements(); in PromoteIntRes_TRUNCATE()
3221 EVT InVT = InOp0.getValueType(); in PromoteIntRes_EXTRACT_SUBVECTOR() local
3240 InVT.getVectorElementType(), N->getOperand(0), Index); in PromoteIntRes_EXTRACT_SUBVECTOR()
3409 MVT InVT = V0.getValueType().getSimpleVT(); in PromoteIntOp_EXTRACT_SUBVECTOR() local
3410 MVT OutVT = MVT::getVectorVT(InVT.getVectorElementType(), in PromoteIntOp_EXTRACT_SUBVECTOR()
|
| D | SelectionDAG.cpp | 2267 EVT InVT = Op.getOperand(0).getValueType(); in computeKnownBits() local
2268 unsigned InBits = InVT.getScalarType().getSizeInBits(); in computeKnownBits()
2279 EVT InVT = Op.getOperand(0).getValueType(); in computeKnownBits() local
2280 unsigned InBits = InVT.getScalarType().getSizeInBits(); in computeKnownBits()
2302 EVT InVT = Op.getOperand(0).getValueType(); in computeKnownBits() local
2303 unsigned InBits = InVT.getScalarType().getSizeInBits(); in computeKnownBits()
2312 EVT InVT = Op.getOperand(0).getValueType(); in computeKnownBits() local
2313 unsigned InBits = InVT.getScalarType().getSizeInBits(); in computeKnownBits()
|
| D | TargetLowering.cpp | 982 EVT InVT = Op.getOperand(0).getValueType(); in SimplifyDemandedBits() local
983 unsigned InBits = InVT.getScalarType().getSizeInBits(); in SimplifyDemandedBits()
|
| D | DAGCombiner.cpp | 12678 EVT InVT = In.getOperand(0).getValueType(); in reduceBuildVecConvertToConvertBuildVec() local
12683 SrcVT = InVT; in reduceBuildVecConvertToConvertBuildVec()
12684 if (SrcVT != InVT) in reduceBuildVecConvertToConvertBuildVec()
|
| /external/swiftshader/third_party/LLVM/utils/TableGen/ |
| D | CodeGenDAGPatterns.cpp | 147 bool EEVT::TypeSet::MergeInTypeInfo(const EEVT::TypeSet &InVT, TreePattern &TP){ in MergeInTypeInfo() argument
148 if (InVT.isCompletelyUnknown() || *this == InVT) in MergeInTypeInfo()
152 *this = InVT; in MergeInTypeInfo()
156 assert(TypeVec.size() >= 1 && InVT.TypeVec.size() >= 1 && "No unknowns"); in MergeInTypeInfo()
163 if (InVT.hasIntegerTypes()) { in MergeInTypeInfo()
164 EEVT::TypeSet InCopy(InVT); in MergeInTypeInfo()
170 TypeVec[0] = InVT.TypeVec[0]; in MergeInTypeInfo()
183 if ((InVT.TypeVec[0] == MVT::iPTR || InVT.TypeVec[0] == MVT::iPTRAny) && in MergeInTypeInfo()
189 if ((InVT.TypeVec[0] == MVT::iPTR || InVT.TypeVec[0] == MVT::iPTRAny) && in MergeInTypeInfo()
192 TypeVec[0] = InVT.TypeVec[0]; in MergeInTypeInfo()
[all …]
|
| D | CodeGenDAGPatterns.h | 108 bool MergeInTypeInfo(const EEVT::TypeSet &InVT, TreePattern &TP);
110 bool MergeInTypeInfo(MVT::SimpleValueType InVT, TreePattern &TP) { in MergeInTypeInfo() argument
111 return MergeInTypeInfo(EEVT::TypeSet(InVT, TP), TP); in MergeInTypeInfo()
|
| /external/llvm/utils/TableGen/ |
| D | CodeGenDAGPatterns.cpp | 154 bool EEVT::TypeSet::MergeInTypeInfo(const EEVT::TypeSet &InVT, TreePattern &TP){ in MergeInTypeInfo() argument
155 if (InVT.isCompletelyUnknown() || *this == InVT || TP.hasError()) in MergeInTypeInfo()
159 *this = InVT; in MergeInTypeInfo()
163 assert(!TypeVec.empty() && !InVT.TypeVec.empty() && "No unknowns"); in MergeInTypeInfo()
170 if (InVT.hasIntegerTypes()) { in MergeInTypeInfo()
171 EEVT::TypeSet InCopy(InVT); in MergeInTypeInfo()
177 TypeVec[0] = InVT.TypeVec[0]; in MergeInTypeInfo()
190 if ((InVT.TypeVec[0] == MVT::iPTR || InVT.TypeVec[0] == MVT::iPTRAny) && in MergeInTypeInfo()
196 if ((InVT.TypeVec[0] == MVT::iPTR || InVT.TypeVec[0] == MVT::iPTRAny) && in MergeInTypeInfo()
198 TypeVec.assign(1, InVT.TypeVec[0]); in MergeInTypeInfo()
[all …]
|
| D | CodeGenDAGPatterns.h | 113 bool MergeInTypeInfo(const EEVT::TypeSet &InVT, TreePattern &TP);
115 bool MergeInTypeInfo(MVT::SimpleValueType InVT, TreePattern &TP) { in MergeInTypeInfo() argument
116 return MergeInTypeInfo(EEVT::TypeSet(InVT, TP), TP); in MergeInTypeInfo()
|
| /external/swiftshader/third_party/LLVM/lib/Target/CellSPU/ |
| D | SPUISelLowering.cpp | 553 EVT InVT = LN->getMemoryVT(); in LowerLOAD() local
557 int pso = prefslotOffset(InVT); in LowerLOAD()
559 EVT vecVT = InVT.isVector()? InVT: EVT::getVectorVT(*DAG.getContext(), InVT, in LowerLOAD()
560 (128 / InVT.getSizeInBits())); in LowerLOAD()
566 if (InVT.getSizeInBits() == 128 && (alignment%16) == 0) in LowerLOAD()
665 if (alignment >= InVT.getSizeInBits()/8) { in LowerLOAD()
676 InVT, (128 / InVT.getSizeInBits())); in LowerLOAD()
677 result = DAG.getNode(SPUISD::VEC2PREFSLOT, dl, InVT, in LowerLOAD()
720 if (!InVT.isVector()) { in LowerLOAD()
721 result = DAG.getNode(SPUISD::VEC2PREFSLOT, dl, InVT, result ); in LowerLOAD()
|
| /external/llvm/lib/Target/X86/ |
| D | X86ISelLowering.cpp | 12727 MVT InVT = In.getSimpleValueType(); in LowerEXTRACT_SUBVECTOR() local
12731 (InVT.is256BitVector() || InVT.is512BitVector()) && in LowerEXTRACT_SUBVECTOR()
12735 if (ResVT.is256BitVector() && InVT.is512BitVector() && in LowerEXTRACT_SUBVECTOR()
13981 MVT InVT = In.getSimpleValueType(); in LowerAVXExtend() local
13984 if (VT.is512BitVector() || InVT.getVectorElementType() == MVT::i1) in LowerAVXExtend()
14000 if (((VT != MVT::v16i16) || (InVT != MVT::v16i8)) && in LowerAVXExtend()
14001 ((VT != MVT::v8i32) || (InVT != MVT::v8i16)) && in LowerAVXExtend()
14002 ((VT != MVT::v4i64) || (InVT != MVT::v4i32))) in LowerAVXExtend()
14008 SDValue ZeroVec = getZeroVector(InVT, Subtarget, DAG, dl); in LowerAVXExtend()
14009 SDValue Undef = DAG.getUNDEF(InVT); in LowerAVXExtend()
[all …]
|
| D | X86InstrAVX512.td | 293 X86VectorVTInfo InVT,
298 !con((ins InVT.RC:$src1), NonTiedIns),
299 !con((ins InVT.RC:$src1, InVT.KRCWM:$mask), NonTiedIns),
300 !con((ins InVT.RC:$src1, InVT.KRCWM:$mask), NonTiedIns),
302 (vselect InVT.KRCWM:$mask, RHS,
303 (bitconvert InVT.RC:$src1))>;
|
| /external/llvm/lib/Target/SystemZ/ |
| D | SystemZISelLowering.cpp | 2757 EVT InVT = In.getValueType(); in lowerBITCAST() local
2767 if (InVT == MVT::i32 && ResVT == MVT::f32) { in lowerBITCAST()
2783 if (InVT == MVT::f32 && ResVT == MVT::i32) { in lowerBITCAST()
3734 MVT InVT = MVT::getVectorVT(MVT::getIntegerVT(InBytes * 8), in getPermuteNode() local
3736 Op0 = DAG.getNode(ISD::BITCAST, DL, InVT, Op0); in getPermuteNode()
3737 Op1 = DAG.getNode(ISD::BITCAST, DL, InVT, Op1); in getPermuteNode()
3741 Op = DAG.getNode(SystemZISD::PERMUTE_DWORDS, DL, InVT, Op0, Op1, Op2); in getPermuteNode()
3747 Op = DAG.getNode(P.Opcode, DL, InVT, Op0, Op1); in getPermuteNode()
4413 EVT InVT = PackedOp.getValueType(); in lowerExtendVectorInreg() local
4415 unsigned FromBits = InVT.getVectorElementType().getSizeInBits(); in lowerExtendVectorInreg()
[all …]
|
| /external/llvm/lib/Target/PowerPC/ |
| D | PPCISelDAGToDAG.cpp | 2745 EVT InVT = N->getOperand(0).getValueType(); in Select() local
2746 assert((InVT == MVT::i64 || InVT == MVT::i32) && in Select()
2749 unsigned Opcode = (InVT == MVT::i64) ? PPC::ANDIo8 : PPC::ANDIo; in Select()
2750 SDValue AndI(CurDAG->getMachineNode(Opcode, dl, InVT, MVT::Glue, in Select()
2752 CurDAG->getTargetConstant(1, dl, InVT)), in Select()
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64ISelLowering.cpp | 1920 EVT InVT = Op.getOperand(0).getValueType(); in LowerVectorFP_TO_INT() local
1922 unsigned NumElts = InVT.getVectorNumElements(); in LowerVectorFP_TO_INT()
1925 if (InVT.getVectorElementType() == MVT::f16) { in LowerVectorFP_TO_INT()
1933 if (VT.getSizeInBits() < InVT.getSizeInBits()) { in LowerVectorFP_TO_INT()
1936 DAG.getNode(Op.getOpcode(), dl, InVT.changeVectorElementTypeToInteger(), in LowerVectorFP_TO_INT()
1941 if (VT.getSizeInBits() > InVT.getSizeInBits()) { in LowerVectorFP_TO_INT()
1989 EVT InVT = In.getValueType(); in LowerVectorINT_TO_FP() local
1991 if (VT.getSizeInBits() < InVT.getSizeInBits()) { in LowerVectorINT_TO_FP()
1993 MVT::getVectorVT(MVT::getFloatingPointVT(InVT.getScalarSizeInBits()), in LowerVectorINT_TO_FP()
1994 InVT.getVectorNumElements()); in LowerVectorINT_TO_FP()
[all …]
|