Home
last modified time | relevance | path

Searched refs:IsLow (Results 1 – 4 of 4) sorted by relevance

/external/vixl/src/aarch32/
Dmacro-assembler-aarch32.h1091 operand.IsPlainRegister() && rn.IsLow() && rd.Is(rn) && in Adc()
1092 operand.GetBaseRegister().IsLow(); in Adc()
1112 bool setflags_is_smaller = IsUsingT32() && cond.Is(al) && rd.IsLow() && in Adc()
1114 operand.GetBaseRegister().IsLow(); in Adc()
1159 (operand.IsImmediate() && (operand.GetImmediate() <= 7) && rn.IsLow() && in Add()
1160 rd.IsLow()) || in Add()
1163 rd.IsLow() && rn.Is(rd)) || in Add()
1166 ((operand.GetImmediate() & 0x3) == 0) && rd.IsLow() && rn.IsSP()) || in Add()
1168 (operand.IsPlainRegister() && rd.IsLow() && rn.IsLow() && in Add()
1169 operand.GetBaseRegister().IsLow()) || in Add()
[all …]
Dassembler-aarch32.cc1835 if (InITBlock() && !size.IsWide() && rd.Is(rn) && rn.IsLow() && in adc()
1836 rm.IsLow()) { in adc()
1923 if (OutsideITBlock() && !size.IsWide() && rd.Is(rn) && rn.IsLow() && in adcs()
1924 rm.IsLow()) { in adcs()
1986 if (!size.IsWide() && rd.IsLow() && rn.Is(pc) && (imm <= 1020) && in add()
1994 if (InITBlock() && !size.IsWide() && rd.IsLow() && rn.IsLow() && in add()
2001 if (InITBlock() && !size.IsWide() && rd.Is(rn) && rn.IsLow() && in add()
2008 if (!size.IsWide() && rd.IsLow() && rn.Is(sp) && (imm <= 1020) && in add()
2096 if (InITBlock() && !size.IsWide() && rd.IsLow() && rn.IsLow() && in add()
2097 rm.IsLow()) { in add()
[all …]
Dinstructions-aarch32.h144 bool IsLow() const { return GetCode() < kNumberOfT32LowRegisters; } in IsLow() function
Dmacro-assembler-aarch32.cc1520 } else if (rn.IsLow()) { in Delegate()