Home
last modified time | relevance | path

Searched refs:LADD (Results 1 – 15 of 15) sorted by relevance

/external/valgrind/none/tests/mips64/
Dcvm_atomic.c178 BADDU, POP, DPOP, SAA, SAAD, LAA, LAAD, LAW, LAWD, LAI, LAID, LAD, LADD, enumerator
262 case LADD: { /* Load Atomic Decrement Double - ladd rd, (base) */ in main()
/external/javassist/src/main/javassist/bytecode/
DOpcode.java180 int LADD = 97; field
/external/swiftshader/third_party/LLVM/lib/Target/XCore/
DXCoreISelLowering.h52 LADD, enumerator
DXCoreISelLowering.cpp53 case XCoreISD::LADD : return "XCoreISD::LADD"; in getTargetNodeName()
730 unsigned Opcode = (N->getOpcode() == ISD::ADD) ? XCoreISD::LADD : in ExpandADDSUB()
1330 case XCoreISD::LADD: { in PerformDAGCombine()
1340 return DAG.getNode(XCoreISD::LADD, dl, DAG.getVTList(VT, VT), N1, N0, N2); in PerformDAGCombine()
1430 return DAG.getNode(XCoreISD::LADD, dl, DAG.getVTList(VT, VT), N2, N3, N1); in PerformDAGCombine()
1523 case XCoreISD::LADD: in computeMaskedBitsForTargetNode()
DXCoreISelDAGToDAG.cpp183 case XCoreISD::LADD: { in Select()
/external/llvm/lib/Target/XCore/
DXCoreISelLowering.h55 LADD, enumerator
DXCoreISelDAGToDAG.cpp163 case XCoreISD::LADD: { in Select()
DXCoreISelLowering.cpp57 case XCoreISD::LADD : return "XCoreISD::LADD"; in getTargetNodeName()
745 unsigned Opcode = (N->getOpcode() == ISD::ADD) ? XCoreISD::LADD : in ExpandADDSUB()
1648 case XCoreISD::LADD: { in PerformDAGCombine()
1658 return DAG.getNode(XCoreISD::LADD, dl, DAG.getVTList(VT, VT), N1, N0, N2); in PerformDAGCombine()
1749 DAG.getNode(XCoreISD::LADD, dl, DAG.getVTList(VT, VT), N2, N3, N1); in PerformDAGCombine()
1846 case XCoreISD::LADD: in computeKnownBitsForTargetNode()
/external/jacoco/org.jacoco.core.test/src/org/jacoco/core/internal/flow/
DLabelFlowAnalyzerTest.java189 testInsn(LADD, true); in testInsn()
/external/javassist/src/main/javassist/compiler/
DCodeGen.java934 '+', DADD, FADD, LADD, IADD,
1718 bytecode.addOpcode(token == PLUSPLUS ? LADD : LSUB); in atPlusPlus()
1804 bytecode.addOpcode(token == PLUSPLUS ? LADD : LSUB); in atPlusPlusCore()
/external/llvm/lib/Target/X86/
DX86ISelLowering.h551 LADD, LSUB, LOR, LXOR, LAND, enumerator
DX86InstrInfo.td257 def X86lock_add : SDNode<"X86ISD::LADD", SDTLockBinaryArithWithFlags,
DX86ISelLowering.cpp21178 NewOpc = X86ISD::LADD; in lowerAtomicArithWithLOCK()
22167 case X86ISD::LADD: return "X86ISD::LADD"; in getTargetNodeName()
30909 return DAG.getMemIntrinsicNode(X86ISD::LADD, DL, in combineLockSub()
/external/r8/src/main/java/com/android/tools/r8/ir/conversion/
DJarSourceCode.java1033 case Opcodes.LADD: in opType()
1296 case Opcodes.LADD: in updateState()
2023 case Opcodes.LADD: in build()
/external/javassist/src/main/javassist/bytecode/analysis/
DExecutor.java309 case LADD: in execute()